

Today


welcome!

→ except
eron

Virtual
Memory

⇒ Mechanisms


→ Dynamic Relocation
(base/bounds)



→ Segmentation
 (generalization of
 base/bounds)

virt. A.S.

independent
 relocation
 of each segment
 "sparse A.S."



Aside:
 2-levels of mem mgmt

→ inside virt addr space
 C: malloc/free
 + malloc library
 Stack: language runtime

→ OS: phys memory

Problems: segmentation alloc'd


→ support sparseness:
 but limited

"free" →



→ external fragmentation

→ have to reject request
 OR compact memory



Today: Paging

→ Basics

→ Slow

→ Memory hog

} potential problems

Paging:

Divide up

→ virt. Addr Spaces

→ Phys memory


into fixed-size units


called pages

→ typically:

[4KB]

phys memory





typical : 32-bit address space
w/ 4 KB pages

→ 2^{20} pages in A.S.?

$$2^{32} / 2^{12} \Rightarrow \underline{2^{20}}$$

"CS million"

$$\underline{2^{10} \Rightarrow 1 \text{ KB}}$$

$$\underline{2^{30} \Rightarrow 1 \text{ GB}}$$

1) lot of information
(per process)



⇒ generally stored in
memory

(slow)




Example: small "toy" virt. A.S.

page size: 8 bytes

8 bytes VAS size: 32 bytes



virtual address:



(PFN)

(not
translated)

Translation Information :

=> store this in mem somewhere

=> call data structure that stores this info a

page table

simple (to begin)

=> array (one per process)

=> linear page table

=> contents (of page table)

Virt. Addr. Space





VPNs



valid address?



Page Table: Array (Linear)
 [one entry per VPN]



VA: 13

physical (PA) address

~~32~~ decimal value?

32
 13
 (45)

⇒ How does transition occur?

⇒ Limited Direct Execution
h/w → efficiency

⇒ h/w does most of the work


→ what does h/w need to know?

→ location of page table

→ details of system


→ Page size

→ structure of page table entry



↳ per CPU register.
 hold ^{phys.} address of
 page table of currently
running process

page table base register
 (PTBR)



set PTBR: 4 ← changes upon context switch

VA: need to translate;

Phys Addr of desired PTE

VA:

11	010
----	-----

PA: PTBR +

VPN \rightarrow $(\frac{VPN * \text{sizeof}(PTE)}{\text{sizeof}(PTE)})$

load PTE

do translation

(from PTE) PFN 11 010

PA: 100 010

load data

PTBR details:

restricted (not all
can update)

process table :
save PTBR
restore


Problems:

Cont...

→ Too slow (extra mem refs)

→ Too big

v.A.S



32-bit, 4KB page

⇒ ~ 1M entries

× 4 Bytes

⇒ 4 MB

page table

⇒ 1000 procs

⇒ 4 GB

C code: ⇒ how machine works

```
stack int sum = 0;
int i; // loop variable
for (i = 0; i < 2048; i++) // inc i
    sum += a[i]; // summing it up!
```



a[...];

4KB pages:
how many
pages are
referenced
?


=> (No discussion)

a[2,3]
Array : 8KB
aligned?

4KB




i, sum : ? in memory



code:

5 instructions 1, 2 pages

Too slow : extra mem reference




Cache : in CPU

⇒ Translation Lookaside Buffer (TLB)

⇒ "Address Translation Cache"

⇒ smaller, faster memory



{ ~ 10s, 100s of entries }

Translation :

VA : $\frac{\text{VPN}}{\text{offset}}$

CPU: extract VPN from VA
lookup VPN in TLB
→ "hit": translation
in cache
(good: fast)


PFN : => form
PA
+ do mem ref


caches:
locality
→ spatial
→ temporal

→ "miss":
fetch PTE from
memory (slow)
→ update TLB
w/ contents
→ retry instruction
(mem ref)

TLB: contents

entries:





valid bit : is this entry
in TLB in
use? (valid
transition?)

context switch:

$P_1 \rightarrow P_2$

\Rightarrow what to do?

flush TLB contents

(set all entries
to not valid)

Different way to
structure mem mgmt

support in h/w:
"so far
h/w managed TLB"

new: s/w
"OS managed TLB"

idea:

TLB hit: still h/w

TLB miss:

TLB miss exception

→ OS exception handler

⇒ consult page table

+ find translation

⇒ update TLB

priv.

→ not from trap

⇒ ret from trap
→ H/W: retry inst
(hit)

Freedom in OS:

⇒ h/w doesn't know
details of page
table

(no PTBR)

⇒ H/W simpler