

Today (2/20)

(537)

Virtual Memory

⇒ Page Tables

array-based
called "linear"

→ Problems

P.T.


→ Paging: too slow

⇒ extra memory

ref ⇒ Page Table

solution: TLB

"address translation
cache"



⇒ { Problem #2: Page Tables
too big }

⇒ { Problem #3:
what if amt mem.
accessed by prog
> amt. of phys mem?
⇒ use "disk":
[slower, larger storage
medium] }

Problem #2: Page Tables are too
(Linear) big

32-bit virt. addr space:
virtual (VPN) page number offset



Page size: 1 KB

— — — — — is the next


⇒ how big is the pte table?

array: [one entry per VPN]


pages: $2^{22} \sim 4M$

⇒ about 4 million entries

Page Table Entry (PTE)



V.A.S. valid or not




PTE: (4 bytes)

Size (Page Table): $\sim 4M * 4b$
 $\Rightarrow \sim 16 MB$

one Page Table / Process:

assume 100 processes


\Rightarrow 1600 MB of PTs!!




Solutions:

... T. 4. 7

- Multi-level Page Table
 - Hybrid: (Segmentation + Paging)
 - Inverted : one per system
- ▷ [just data structures]






Q) why is OS mgmt of phys memory easier w/ multi-level PTs? (vs. linear?)

⇒ before

trade off:
space vs.
time
⇒ M.L. P.T.
(slower but smaller)



Point of Discussion:
[Best Broadway Musical?]

HAMILTON

~~Sponge Bob the Musical~~

Book of Mormon

Cats

Lion King


Wicked

~~Phantom of the Opera~~

=> Read book, do homework
problem on own


Problem #3: virt. mem accessed by programs & phys mem of system

Memory Hierarchy:




Mechanisms

-> swap space (on disk)




Policy

larger, slower




blocks \Rightarrow page sized (4KB)
 $[M < N]$

Virt Addr Space




Track? add some info to page table




$V=1, P=1 \Rightarrow$ valid, PFN is location
 $[V=1, P=0] \Rightarrow$ valid, page on disk somewhere

=> page miss
(page fault)



every mem.
ref. :

H/w: V.A. ^{irt. ddr.}



consults TLB :

TLB hit : [PFN | offset]

!!
access memory

TLB miss :

=> Fetch PTE

=> extract PTE

is valid? NOT => Seg. Fault

is prot OK? NOT => prot fault

is present? NOT => page fault

OS: page fault handler

=> Find free phys. frame

if NOT,
page, out existing page
_{swap}

=> (page replacement)
policy

=> bring in desired page,
update PTE => present=1,
PFN = _____

(retry inst)

Policy:

mem



Disk



Page Replacement:

when OS needs to kick out page, which one? ^{"better"} ^{harder to build}

=> Least Recently Used (LRU)

=> Frequently (LFU)

=> Most Recently Used (MRU)

=> Random

=> FIFO

easy to
implement

(Use history to predict future)

Comparison: Optimal Policy

=> kick out the page that will be used furthest in future ->

Example: mem size: 3 (pages)
hit or miss? what's in mem?

| | 1 | 1 | 2 | 0 | 1 | 3 | 0 | 1 | 2 | 0 |
|-------------|----------------|----------------|----------------|------------------|--------------------|--------------------|--------------------|---|---|---|
| FIFO | m | h | m | m | h | m | h | m | m | m |
| | = ₁ | → ₂ | ← ₁ | → _{2,1} | ← _{3,0,2} | ← _{1,3,0} | ← _{2,1,3} | | | |
| LRU | | | | 1 | 0 | 1 | 3 | 0 | 1 | 2 |
| MRU | 1 | 1 | 2 | 0 | 1 | 3 | 0 | 1 | 2 | 0 |
| hit or miss | m | h | m | m | h | m | h | h | m | h |
| Opt? | - | | | | | | | | | |

How to implement "approximate" LRU?

=> why approximate?

LRU requires knowledge of access time of

each page

=> timestamp (page)

=> h/w updates on
each mem access

=> replacement: (LRU)
search, finding Least
R.U. page

(SLOW)

approximate LRU:

"not recently used"

h/w: when page accessed,
sets bit => (reference
bit)

OS: replacement

-> scans through pages

if ref bit = 0,
kick out: replace

if ref bit = 1,
set ref bit to 0
cont. scanning





ref bit
0 0 1 0 ... 0 1

1) Technical Piece

Problem w/ swapping:

"Disk" too slow

mem: nanoseconds

hard drive: milliseconds

gap

2) Admin.

=> [p2b]
-> last solo
-> [video] ←



Solution: Buy more memory
(don't swap)

More memory always lead
to better "hit rate"?

1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

FIFO
3

FIFO₄
↑

Belady's Anomaly

Some policies, no problem:

LRU: LRU₄ contains
LRU₃