The computer industry has thrived upon decades of exponential growth in hardware and software capabilities. As hardware becomes more powerful and cost-efficient (primarily facilitated by Moore’s Law), software expands to utilize the additional capacity. This expansion of software in turn drives the development of better hardware. Underlying this synergistic evolution is an increasing human ability—assisted by better programming models and software tools—to build bigger and more complex systems. In the future too, increases in human productivity are going to be key to sustaining this model of evolution and expansion of the computer industry.

Recent industry trends, however, have cast a shadow on programmer productivity gains in software development. The shift to chip multiprocessors (CMP) as the vehicles for general-purpose computing has signalled a move to writing parallel software. However, thus far, parallel software has been hard to write and bug-prone. This problem is exacerbated by the lack of efficient software tools to facilitate parallel programming. Unless we innovate in parallel programming models and software tools, we are likely to run into a productivity wall that would halt the evolutionary cycle driving our industry.

My research focusses on providing hardware support to ease software programming and thus improving programmer productivity. This support can be in the form of either facilitating better programming models like Transactional Memory (TM) [12, 13] or more efficient software tools like dynamic atomicity checkers [14]. In my dissertation research, I provide a foundation for a broad class of such proposals, known as supervised systems, along with exploring applications of supervised systems.
Dissertation Research

Supervised Memory (Under Submission)

Supervised systems use additional bits in hardware to store metadata that is used for monitoring and controlling accesses to memory. Examples of supervised systems include hardware TM (HTM) systems, memory-typestate trackers [20, 21, 23, 27] like empty/full-bits [21], log-based architectures [7, 8], deterministic shared memory [10], hardware-assisted garbage collectors [9, 17, 25]. While existing work presents a wide range of uses for supervised systems, it is still incomplete and leaves many questions unanswered. For instance, most of the work builds on top of slow sequentially-consistent (SC) systems and takes an informal approach to specifying memory consistency that could lead to ambiguities.

My thesis builds a firm foundation for current and future supervised systems by addressing drawbacks with existing proposals. First, it demonstrates implementation and correctness issues that could arise with supervised systems on a non-SC system. Using empty/full-bits and a deterministic shared memory proposal as examples, it identifies three issues that are relevant to building supervised systems on top of a relaxed memory system. To address correctness concerns, my thesis proposes Supervised Memory, a formal model that provides program metadata in hardware and forms the substrate for many supervised systems. It also formally defines two consistency models similar to the well-known TSO model [11]. In order to resolve the classic tension between performance and ease of reasoning in the design of memory models, I propose safe supervision, a program property akin to data-race-freedom [1, 2] that simplifies memory models for most novice programmers. Finally, my research investigates implementing a relaxed supervised system on top of a real industry design. Using the OpenSPARC T2 [16], an industrial-strength RTL-level design of a CMP, it demonstrates mechanisms for handling low-level issues like late exceptions and load buffer bypassing using RTL modifications and hypervisor support.

TokenTM [ISCA2008] and StealthTest [PACT2009]

I also examine HTM systems more extensively in my thesis. Transactional Memory is a promising language model that provides an ‘atomic’ construct which enables programmers to easily and declaratively specify the synchronization intent corresponding to a block of code. However, existing TM systems suffer from a self-justifying ‘small-transaction’ assumption that could restrict their applicability to software.
My thesis redresses the small-transaction assumption by demonstrating an efficient TM virtualization solution. Going against convention, it takes a tagged-memory approach and uses supervised memory’s metadata to carry TM state. It combines existing ideas of token counting [15] and per-thread software logs [18] to build **TokenTM [3]**, an unbounded HTM system that gracefully handles virtualization events while still imposing little performance overhead on the execution of small transactions. As an added benefit, TokenTM requires minimal changes in complex systems like cache coherence and virtual memory.

Finally, my thesis expands the applicability of TM systems to the critical area of software testing. While software testing is a hard problem, the emergence of CMPs and the proliferation of bug-prone parallel software makes testing even harder. Recently, researchers are exploring methods to continue testing software after deployment. These on-line techniques typically fork new processes to hide the functional impact of testing [19, 22]. Unfortunately, the high overhead of `fork()` significantly degrades performance.

I propose StealthTest [6], an interface that exposes TM transactions as the key mechanism for executing on-line tests. StealthTest allows on-line tests to work in isolation on a consistent view of memory. Moreover, explicitly aborting the test transaction after it is done guarantees that its changes are invisible to the rest of the system. To demonstrate the utility of StealthTest, I apply it to two existing on-line testing frameworks that previously relied on forking processes: in vivo testing [19] and Delta Execution [22].

**Other Research**


In addition to my dissertation research, I have contributed to the design and development of a range of HTM system proposals from LogTM [18] to LogTM-SE [26]. In the process, I co-led the development and release of a HTM simulator built on the GEMS multiprocessor simulation framework [24] leading to at least 13 external publications. I also performed the first extensive comparison between various design points in the HTM design space. Instead of a raw comparison between existing systems, this work makes a more long-lasting contribution by identifying pathological work-load behaviors that could arise with each of the design points [4]. This work was well-received by the community and was selected for the 2008 IEEE Micro Top Picks as one of the 10 most significant research publications in
Future Research

In the immediate future, I could continue exploring newer techniques for using hardware metabits to tackle the productivity wall. In this effort, I will focus on two areas—richer programming models (e.g., object-oriented languages, implicitly parallel programming models) and whole-program analysis tools. First, richer (and arguably easier to use) language models could use hardware support in order to be implemented efficiently. For example, hardware support has been shown to enable fast and scalable garbage collection in object-oriented languages. This line of research has precedents in the 1970s and early 1980s when hardware support was added for dynamically-typed languages like LISP. Second, many whole-program analysis algorithms like static dynamic escape analysis are intractable. However, with run-time support, these algorithms can be efficiently implemented dynamically enabling many optimizations like stack allocation. For single-threaded programs, run-time support could possibly be implemented entirely within software. However, for multi-threaded programs, efficient run-time support would most likely require hardware support. Moreover, given the foundation provided by my Supervised Memory model, I can provide more formal and accurate specifications of such a hardware feature such that it can be readily incorporated on top of existing systems.

More broadly, I am interested in the field of Computer Architecture with specific interest in designing hardware/software interfaces. These interfaces represent a complex trade-off between many factors like simplicity, performance and compatibility and hence provide exciting research opportunities. Programmability challenges are already leading to a re-examination of the hardware/software interface. Hardware reliability issues will soon need to be exposed to software and hence will require an interface modification. As computation systems expand in both dimensions, we are witnessing the emergence of huge warehouse-size computers and tiny mobile computation devices. This could also necessitate a re-examination of older CISC/RISC interfaces in the context of these new systems.
References


