# CS 536 Announcements for Wednesday, April 10, 2024

#### Last Time

- variable access at runtime
  - local vs global variables
  - static vs dynamic scopes

#### Today

- wrap up variable access at runtime
- start looking at details of MIPS
- code generation

#### **Next Time**

• continue code generation

# Dynamic non-local scope

## Example



Key point - we don't know which non-local variable we are referring to (at compile - time)

## Two ways to set up dynamic access

- deep access somewhat similar to access links
- shallow access somewhat similar to displays

## Deep access

- if the variable isn't local
  - follow control link to caller's AR
  - check to see if it defines the variable
  - if not, follow the next control link down the stack
- note that we need to know if a variable is defined with that name in an AR
  - usually means we'll have to associate a name with a stack slot

## Shallow access

- keep a <u>table</u> with an entry for <u>each</u> variable declaration
- compile a direct reference to that entry
- at function call on entry to function F
  - F saves (in its AR) the current values of all variables that F declares itself
  - F restores these values when it finishes



# Compiler Back End: Design Decisions

#### When do we generate?

- directly from AST
- · during SDT eq, during parsing - still need to do name analysis & type checking -> extra pass(es)?

#### How many passes?

- fewer passes
  - · faster compilation

  - less storage required
    increases burder on programmer
- more passes
  - · heavy weight
  - · conclead to berrer modularing

#### What do we generate?

- machine code
  - . much fastor to generate
  - · less engineering in the compiler
- intermediate representation (IR)
  - . more amenable to optimization

code generation

- ·more flexible output option
- · can reduce complexity of

# **Possible IRs**

- CFG (control-flow graph)
- 3AC (three-address code) •
  - instruction set for a fictional machine
  - every operator has at most 3 operands
  - provides illusion of infinitely many registers •
  - "flatten out" expressions •

mc eodegen

ront end

IR codegen

optimize

# **3AC Example**

# **3AC instruction set**

#### Assignment

- x = y op z
- x = op y
- x = y

#### Indirection

- x = y[z]
- y[z] = x
- x = &y
- x = \*y
- \*y = x

#### Call/Return

- param x,k
- retval x
- call p
- enter p
- leave p
- return
- retrieve x

#### Type Conversion

• x = AtoB y

#### Jumps

if (x op y) goto L

#### Labeling

label L

#### Basic Math

• times, plus, etc.

#### Example

source code

#### 3AC code

		tmp1 = y * z
if	x + y * z > x * y + z [	tmp2 = x + tmp1
	a = 0.	tmp3 = x * y
]		tmp4 = tmp3 + z
b =	2.	if (tmp2 <= tmp4) goto L
		a = 0
		L: $b = 2$

## **3AC** representation

- each instruction represented using a structure called a "quad"
  - space for the operator
  - space for each operand
  - pointer to auxilary info (label, succesor guad, etc.)
- chain of quads sent to an architecture-specific machine-code-generation phase

# **Code Generation**

## For base

- skip building a separate IR
- generate code by traversing the AST
  - add codeGen methods to AST nodes
  - directly emit corresponding code into file •

## Two high-level goals

- · generate correct code ) hard to achieve both at same time
- generate efficient code

# Code Generation (cont.)

## Simplified strategy

Make sure we don't have to worry about running out of registers

- for each operation, put all arguments on the stack ich operation, put all arguments on the stack ic, for built-in ops (like plus) as well as for user-defined function
- make use of the stack for computation
- only use two registers for computation 5+0, 5+1

## Different AST nodes have different responsibilities

Many nodes simply "direct traffic"

- · ProgramNode.codeGen call code Gen on its child
- · List-node types call code Gen on each element in the list
- DeclNode
  - TupleDeclNode no code to general
  - FctnDeclNode

FornDeciNode
VarDeciNode - what code to generate depends on context - global
Iscal Program \_ no code to generate DeulList Ly Var Decl -> Tuple Decl -> Futu Decl generate code for global vars

# Code Generation for Global Variable Declarations

## Source code:

integer name. tuple MyTuple instance.

## In AST: VarDeclNode

#### Generate:

.data .align 2 # align on word boundaries name: .space N # N is the size of variable (in by 145)

Size of variable - we can calculate this during name analysis

- for scalars, well-defined: integer, boolean are 4 bytes
- for tuples: 4\*size of tuples logical

For string literals: \_str1: asci12 " this is a string"

# **Code Generation for Function Declarations**

#### Need to generate

- preamble like a function signature prologue sets up function's AR •
- •



# **MIPS Crash Course**

<u>Registers</u>	Also he	is \$60 and \$HI, special purpose registers fo	r multiplication
Register		Purpose	l line
\$sp		stack pointer	of all sign
\$fp		frame pointer	
\$ra		return address	
\$v0		used for system calls and to return int values from function calls, including the syscall that reads an int	
\$f0		used to return double values from function calls, including the syscall that reads a double	
\$a0		used for output of int and string values	
\$f12	540	used for output of double values	
\$t0 - \$t7	stl	temporaries for ints	
\$f0 - \$f30		registers for doubles (used in pairs; i.e., use \$f0 for the pair \$f0, \$f1)	

# MIPS Crash Course (cont.)

#### Program structure

#### Data

- label: .data
- variable names & size; heap storage

#### Code

- label: .text
- program instructions
- starting location: main



<u>FornName</u>: <u>Creplaced</u> with corred name of Function

## <u>Data</u>

	name:	type	value(s) single integer initialized to 10
e.g.,	v1: a1: a2:	.word .byte .space	10 <sup>10</sup> <sup>10</sup> <sup>1</sup> a', 'b' elts initialized to 'a' & 'b' <u>40</u>
		40 here is	allocated space - no value is initialized

#### **Memory instructions**

## lw register\_destination, RAM\_source

• copy word (4 bytes) at source RAM location to destination register.

lb register\_destination, RAM\_source

copy byte at source RAM location to low-order byte of destination register

# li register\_destination, value \ \$20,5

load immediate value into destination register

#### sw register\_source, RAM\_dest

• store word in source register into RAM destination

## sb register\_source, RAM\_dest

store byte in source register into RAM destination

# MIPS Crash Course (cont.)

## **Arithmetic instructions**

add sub addi addu subu	<pre>\$t0,\$t1,\$t2 add/sub of signed (2's complement) integers \$t2,\$t3,\$t4 \$t2,\$t3,\$t4 \$t2,\$t3, 5 &amp; add immediate \$t1,\$t6,\$t7 add/sub of unsigned integers \$t1,\$t6,\$t7 } add/sub of unsigned integers</pre>
mult	\$t3, \$t4 fresht is in \$20
div	\$t5, \$t6 < could is in SLO and remainder is in SHI
mfhi mflo	\$to F move from \$HI to \$t0 \$t1 F move from \$10 to \$t1

Control instructions		
1	un conditional blanch is in you	
d	target « L program label	
beq	\$t0,\$t1,target	
blt	\$t0, \$t1, target \$t0, \$t1, target	
ble	\$t0,\$t1,target	
bgt	<pre>\$t0,\$t1,target</pre>	
bge	<pre>\$t0,\$t1,target</pre>	
bne	<pre>\$t0,\$t1,target</pre>	
	- unconditional jump to tarapt	
J	target 4	
jr	\$t3 findred jump - jump to address in 525	
jal	sub_label # "jump and link" jump to sub_label & stare ceruin location in \$FQ	

# Check out: MIPS tutorial

https://minnie.tuhs.org/CompArch/Resources/mips\_quick\_tutorial.html