

**CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING
COMPUTER SCIENCES DEPARTMENT
UNIVERSITY OF WISCONSIN-MADISON**

Prof. David A. Wood
TAs Spyros Blanas, Priyananda Shenoy, Shengnan Wang
Midterm Examination 2
In Class (50 minutes)
Monday, March 10, 2008
Weight: 15%

CLOSED BOOK, NOTE, CALCULATOR, PHONE, & COMPUTER.

The exam is two-sided and has 12 pages, including two blank pages at the end.

Plan your time carefully, since some problems are longer than others.

NAME: _____

SECTION: _____

ID# _____

“Yellow Version”

| Problem Number | Maximum Points | Actual Points | Grader |
|-----------------------|-----------------------|----------------------|---------------|
| 1 | 10 | | |
| 2 | 9 | | |
| 3 | 12 | | |
| 4 | 8 | | |
| 5 | 11 | | |
| 6 | 15 | | |
| 7 | 15 | | |
| 8 | 20 | | |
| Total | 100 | | |

Problem 1 (10 points)

Write the Boolean expression corresponding to the following truth table. You need not simplify the expression.

| Inputs | | | Output |
|--------|---|---|--------|
| A | B | C | Z |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$Z = (\text{NOT}(A) \text{ AND } B) \text{ OR } (A \text{ AND } B \text{ AND } C)$$

Problem 2 (9 points)

Suppose a 32-bit instruction takes the following format:

| | | | | |
|--------|----|-----|-----|--------|
| OPCODE | DR | SR1 | SR2 | UNUSED |
|--------|----|-----|-----|--------|

If there are 212 opcodes and 96 registers:

- a) What is the minimum number of bits required to represent the OPCODE?

8

- b) What is the minimum number of bits required to represent the destination register DR, and source registers SR1 and SR2? (Give the total number of bits.)


$7 * 3 = 21$

- c) What is the maximum number of UNUSED bits in the instruction encoding?

$32-8-21 = 4$

Problem 3 (12 points)


The figure below shows a combinational logic circuit. Complete the truth table corresponding to this circuit.



| Inputs | | | Output |
|--------|---|---|----------|
| A | B | C | Z |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Problem 4 (8 points)


Fill in the truth table for the following transistor level circuit. Note that two wires with the same name are assumed to be connected to each other.



| Inputs | | | Output |
|--------|---|---|--------|
| A | B | C | Z |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Problem 5 (11 points)

In the following timing diagram WE and D represent the inputs to a *gated D latch*. Which one of the outputs corresponds to the output of the latch? Circle the correct answer.




- a. Q1
- b. Q2
- c. Q3
- d. Q4
- e. Q5
- f. Q6

e. Q5

Problem 6 (15 points)

A Vending machine delivers a package of jelly beans after 30 cents are deposited. It has a slot which accepts only dimes (10 cents) or T (20 cents). (No other types of bills/coins are accepted). The vending machine does not return back changes.

I. Draw the finite state machine diagram for the vending machine. The machine takes one input every clock cycle which can be D (10 cents), T (20 cents) or reset. The machine outputs a 1 when it opens to deliver a package of jelly beans, otherwise it outputs a 0.



II. How many flip-flops (storage elements) will be needed to implement this finite state machine designed in your answer to part I?

2 flip-flops.

Problem 7 (15 points)


Use the following table to indicate which registers in our von Neumann machine change during different phases of execution. Circle A, L or J if this register is modified during this phase of an add (ADD), load (LDR) or jump (JMP) instruction respectively. Circle all appropriate letters if a register is modified when executing more than one type of instructions.

| Instruction | MAR changes | MDR changes | PC changes | IR changes | Reg File is written |
|--------------------|--------------------|--------------------|-------------------|-------------------|----------------------------|
| Fetch | A L J | A L J | A L J | A L J | |
| Decode | | | | | |
| Evaluate Address | | | | | |
| Fetch Operands | L | L | | | |
| Execute | | | | | |
| Store Result | | | J | | A L |


Problem 8 (20 points)

A *1-bit comparator* is a unit which takes two 1-bit inputs A and B and gives three 1-bit outputs G,E,L such that:

- a. G is 1 if A is greater than B, 0 otherwise
- b. E is 1 if A is equal to B, 0 otherwise
- c. L is 1 if A is lesser than B, 0 otherwise



Using any number of such 1-bit comparator as a building block, design a unit which takes two 3-bit numbers A and B, in **unsigned integer** representation and gives an output of 1 if **A is greater than or equal to B**, 0 otherwise.



Scratch Sheet 1 (in case you need additional space for some of your answers)

Scratch Sheet 2 (in case you need additional space for some of your answers)