# Discussion Session 3 

CS/ECE 552<br>Ramkumar Ravi<br>13 Feb 2012

## GENERAL HW DELIVERABLES

- ELECTRONIC
- All verilog files including testbench
- Vcheck.out files
- Anything else that is mentioned in the assignment
- MANUAL
- Annotated waveforms
- Schematic of the design
- Anything else that is mentioned in the assignment


## Problem 1 - Barrel shifter

- Barrel shifters are often utilized by embedded digital signal processors and general-purpose processors to manipulate data
 shift/rotate amount is 3 bits. As illustrated in this table

| Operation | Y |
| :--- | :--- |
| 3-bit shift right logical | $000 a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit shift right arithmetic | $a_{7} a_{7} a_{7} a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit rotate right | $a_{2} a_{1} a_{0} a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit shift left logical | $a_{4} a_{3} a_{2} a_{1} a_{0} 000$ |
| 3-bit shift left arithmetic | $a_{7} a_{3} a_{2} a_{1} a_{0} 000$ |
| 3-bit rotate left | $a_{4} a_{3} a_{2} a_{1} a_{0} a_{7} a_{6} a_{5}$ |

## 8 -bit Right Rotate example implementation



## Points to note

- EXPLORE - Design can be simplified by using a combination of 2:1 MUX and the 4:1 M UX you designed in the last HW (<=50 lines of code)
- Hint: What do you think about this code below ?

```
wire [15:0] S0;
wire [15:0] LO;
// level 1
mux2_1 inst[13:0] (.InA(In[13:0]), .InB(In[15:2]), .Out(lev0[14:1]), .S(Op[1]));
mux4_1 inst1 (.out(lev0[0]), .lnA(In[15]), .lnB(1'd0), .InC(In[1]), .InD(In[1]),.S(Op));
mux4_1 inst2 (.out(lev0[15]), .InA(In[14]), .InB(In[14]), .InC(In[0]), .InD(In[15]), .S(Op));
mux2_1 inst [15:0] (.InA(In), .InB(LO), .S(cnt[0]), .out(out));
```

/ levels 2, 4 and 8
??

## From previous slide - All 1 bit operations

- For rotate left ( $\mathrm{Op}=00$ )
- $\operatorname{lev0}[14: 1]=\ln [13: 0]$
$-\operatorname{lev0} 00]=\ln [15]$
- $\operatorname{lev} 0[15]=\ln [14]$
- For shift left $(O p=01)$
- lev0 [14:1] = $\ln$ [13:0]
- lev0 [0] = 0
- lev0 [15] $=\ln [14]$
- For rotate right $(\mathrm{Op}=10)$
- lev0 [14:1] = $\ln$ [15:2]
- $\operatorname{levo}[0]=\ln [1]$
- $\operatorname{levo}[15]=\ln [0]$
- For shift right arithmetic $(O p=11)$
- lev0 [14:1] = In [15:2]
$-\operatorname{lev} 0[0]=\ln [1]$
$-\operatorname{lev} 0[15]=\ln [15]$


## WHAT TO SUBMIT

- ELECTRONIC
- Verilog code of all modules and testbench
- MANUAL
- Neat Schematic of the design (hand-drawn is fine)
- Annotated waveforms
- Explain why you chose a set of inputs for your simulation (in 3 or 4 sentences)


## Problem 2 - ALU

- Carry look ahead adder example (works on carry-generate and carrypropogate)

$$
\begin{aligned}
G(A, B) & =A \cdot B \\
P^{\prime}(A, B) & =A \oplus B \\
C_{i+1}=G_{i} & +\left(P_{i} \cdot C_{i}\right)
\end{aligned}
$$

$$
C_{1}=G_{0}+P_{0} \cdot C_{0}
$$

$$
C_{1}=G_{0}+P_{0} \cdot C_{0}
$$

$$
C_{2}=G_{1}+P_{1} \cdot C_{1}
$$

$$
C_{2}=G_{1}+G_{0} \cdot P_{1}+C_{0} \cdot P_{0} \cdot P_{1}
$$

$$
C_{3}=G_{2}+P_{2} \cdot C_{2}
$$

$$
C_{3}=G_{2}+G_{1} \cdot P_{2}+G_{0} \cdot P_{1} \cdot P_{2}+C_{0} \cdot P_{0} \cdot P_{1} \cdot P_{2}
$$

$$
C_{4}=G_{3}+P_{3} \cdot C_{3}
$$

$$
C_{4}=G_{3}+G_{2} \cdot P_{3}+G_{1} \cdot P_{2} \cdot P_{3}+G_{0} \cdot P_{1} \cdot P_{2} \cdot P_{3}+C_{0} \cdot P_{0} \cdot P_{1} \cdot P_{2} \cdot P_{3}
$$



## 2's complement representation

- Represent positive 2's complement numbers as simple binary
- Represent negative 2's complement as a binary that when added to a positive number of same magnitude equals 0

| Signed | Unsigned | 2's complement |
| :---: | :---: | :---: |
| 3 | 3 | 00000011 |
| 2 | 2 | 00000010 |
| 1 | 1 | 00000001 |
| 0 | 0 | 00000000 |
| -1 | 255 | 11111111 |
| -2 | 254 | 11111110 |
| -3 | 253 | 11111101 |

## 2's complement examples

- Addition

$$
\begin{aligned}
& 5+(-3) \\
& 00000101=+5 \\
&+\quad 11111101=-3
\end{aligned}
$$

$00000010=+2$

SIGN EXTENSION
Signed -1 in 16-bits is 1111111111111111
Signed +1 in 16-bits is 0000000000000001

- Subtraction

$$
\begin{array}{r}
7-12=7+(-12) \\
00000111=+7 \\
+\quad 11110100=-12 \\
---------------------1110 \\
1111011=-5
\end{array}
$$

## Other things to note

- Use shifter designed in problem 1
- Shift amount is represented by lower 4 bits of input B Input to be shifted is A
a1 = invA ? (-InA) : InA;
b1 = invB ? (-InB) : InB;
- Take care of OFL ->Keep track of sign bit and 'cout' bit
- Underflow is don't care


## WHAT TO SUBMIT

- ELECTRONIC
- Verilog code of all modules and testbench
- MANUAL
- Neat Schematic of the design (hand-drawn is fine)
- Annotated waveforms
- Explain why you chose a set of inputs for your simulation (in 3 or 4 sentences)


## Problem 3 and 4

- Translate to MIPS
- For problem 4, after translating to MIPS, you might have a structure similar to this:

XXX
YYY
Loop: PPP
QQQ
RRR
Total $=2+3^{*}$ (number of times loop is executed)

- Memory references for problem 4?? -> Think ©


## Problem 5

- Total number of instructions is given
- Also mentioned is the \% distribution of each instruction along with the number of cycles an instruction takes to execute
- Overall CPI =(40*2 +....++ ..) / total
- Old number of multiplies $=8 \%$ of $200=x$
- $50 \%$ of the old number is replaced by shift-add that takes 3.5 cycles each
- New number of multiplies $=x * 50 \%=y$
- Additional ALU instructions =x* 50\%* (length)
- Calculate new total number of instructions and the new CPI


## Problem 6

- Find the maximum IPC
- IPS = IPC* clock speed
- Average CPI

$$
=(2 A+B+C+D+E) /(2+1+1+1+1)
$$

Find results for both P1 and P2
Speedup (P2) / Speedup (P1) =Avg. time per instruction on P1 / Avg. time per instruction on P2
For P1, average CPI / 4GHz and for P2, average CPI / 6GHz

- Find out that frequency where ratio above is 1


## Problem 7

- $\mathrm{CPI}=(\mathrm{CPU}$ time $\times$ clock rate)/ No. instr.

CPU time and clock rate is given
Number of instructions $=0.85$ * (Data in problem 1.12)

- Clock rate ratio =New clock / old clock
(CPI) $4_{\mathrm{GHz}} /(\mathrm{CPI}) \times \mathrm{ghz}$ for a and b
Why do you think they are dissimilar ? CPU time ?
- New execution time / old execution time

CPU time reduction $=[1-($ New exec time $/$ old exec time $)] * 100=? ? \%$

