

Basic Arithmetic and the ALU

Forecast

- Representing numbers, 2's Complement, unsigned
- Addition and subtraction
- Add/Sub ALU
 - full adder, ripple carry, subtraction, together
- Carry-Lookahead addition, etc.
- Logical operations
 - and, or, xor, nor, shifts - barrel shifter
- Overflow, MMX

Basic Arithmetic and the ALU

Integer multiplication, division

floating point arithmetic later

not crucial for the project

Background

Recall:

n bits give rise to 2^n combinations

let us call a string of 32 bits as "b31 b30 . . . b3 b2 b1 b0"

No inherent meaning

- one interpretation $f(b31 . . . b4 b3 b2 b1 b0) \rightarrow$ value
- another $f(b31 . . . b4 b3 b2 b1 b0) \rightarrow$ control signals

Background

32-bit types include

- unsigned integers
- signed integers
- single-precision floating point
- MIPS instructions (A.10)

Unsigned integers

$$f(b_{31} \dots b_0) = b_{31} \times 2^{31} + \dots + b_1 \times 2 + b_0 \times 2^0$$

Treat as normal binary number

e.g., 0...011010101

$$= 1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$= 128 + 64 + 16 + 4 + 1 = 213$$

$$\max f(111 \dots 11) = 2^{32} - 1 = 4,294,967,295$$

$$\min f(000 \dots 00) = 0$$

$$\text{range } [0, 2^{32}-1] \Rightarrow \# \text{ values } (2^{32} - 1) - 0 + 1 = 2^{32}$$

Signed Integers

2's Complement

$$f(b_{31} b_{30} \dots b_1 b_0) = -b_{31} \times 2^{31} + \dots + b_1 \times 2 + b_0 \times 2^0$$

$$\max f(0111 \dots 11) = 2^{31} - 1 = 2147483647$$

$$\min f(100 \dots 00) = -2^{31} = -2147483648 \text{ (asymmetric)}$$

$$\text{range } [-2^{31}, 2^{31}-1] \Rightarrow \# \text{ values } (2^{31}-1 - (-2^{31}) + 1) = 2^{32}$$

E.g., -6

$$\bullet 000 \dots 0110 \rightarrow 111 \dots 1001 + 1 \rightarrow 111 \dots 1010$$

Why 2's Complement


why not use signed magnitude

2's complement makes computer arithmetic simpler

just like humans don't work with Roman Numerals

Representation affects ease of calculation

not answer



Addition and Subtraction

4-bit unsigned example

0	0	1	1	3
1	0	1	0	10
1	1	0	1	13

4-bit 2's Complement - ignoring overflow

0	0	1	1	3
1	0	1	0	-6
1	1	0	1	-3

Subtraction

$A - B = A + 2\text{'s complement of } B$

E.g., $3 - 2$

0	0	1	1	3
1	1	1	0	-2
0	0	0	1	1

Full Adder


full adder $(a, b, c_{in}) \rightarrow (c_{out}, s)$

c_{out} = two or more of (a, b, c_{in})

s = exactly one or three of (a, b, c_{in})


Ripple-carry Adder

Just concatenate the full adders



Ripple-carry Subtractor


$A - B = A + (-B) \Rightarrow$ invert B and set C_{in0} to 1



Combined Ripple-carry Adder/Subtractor

control = 1 => subtract

XOR B with control and set C_{in0} to control



Carry Lookahead



The above ALU is too slow -

gate delays for add = $32 \times \text{FA} + \text{XOR} \approx 64$ - too slow

Theoretically:



In parallel

- $\text{sum}_0 = f(c_{in}, a_0, b_0)$
- $\text{sum}_i = f(c_{in}, a_i \dots a_0, b_i \dots b_0)$
- $\text{sum}_{31} = f(c_{in}, a_{31} \dots a_0, b_{31} \dots b_0)$



Carry Lookahead

Need compromise



build tree so delay is $O(\log_2 n)$ for n bits

E.g., 2×5 gate delays for 32-bits

We will give the basic idea with (a) 4-bit then (b) 16-bit adder



A little convoluted!

Carry Lookahead

0101 0100

0011 0110

Need both to generate and at least one to propagate

Define: $g_i = a_i * b_i$ ## *carry generate*

$p_i = a_i + b_i$ ## *carry propagate*

Recall: $c_{i+1} = a_i * b_i + a_i * c_i + b_i * c_i$

$= a_i * b_i + (a_i + b_i) * c_i$

$= g_i + p_i * c_i$

Carry Lookahead

Therefore

$$c_1 = g_0 + p_0 * c_0$$

$$c_2 = g_1 + p_1 * c_1 = g_1 + p_1 * (g_0 + p_0 * c_0)$$

$$= g_1 + p_1 * g_0 + p_1 * p_0 * c_0$$


$$c_3 = g_2 + p_2 * g_1 + p_2 * p_1 * g_0 + p_2 * p_1 * p_0 * c_0$$

$$c_4 = g_3 + p_3 * g_2 + p_3 * p_2 * g_1 + p_3 * p_2 * p_1 * g_0 + p_3 * p_2 * p_1 * p_0 * c_0$$


Uses one level to form p_i and g_i , two levels for carry

But, this needs $n+1$ fanin at the OR and the rightmost AND

4-bit Carry Lookahead Adder



Hierarchical Carry Lookahead for 16 bits



Hierarchical Carry Lookahead for 16 bits



Build 16-bit adder from four 4-bit adders

Figure out Generate and Propagate for 4-bits together

$$G_{0,3} = g_3 + p_3 * g_2 + p_3 * p_2 * g_1 + p_3 * p_2 * p_1 * g_0$$

$$P_{0,3} = p_3 * p_2 * p_1 * p_0 \text{ (Notation a little different from the book)}$$

$$G_{4,7} = g_7 + p_7 * g_6 + p_7 * p_6 * g_5 + p_7 * p_6 * p_5 * g_4$$

$$P_{4,7} = p_7 * p_6 * p_5 * p_4$$

$$G_{12,15} = g_{15} + p_{15} * g_{14} + p_{15} * p_{14} * g_{13} + p_{15} * p_{14} * p_{13} * g_{12}$$

$$P_{12,15} = p_{15} * p_{14} * p_{13} * p_{12}$$

Carry Lookahead Basics

Fill in the holes in G's and P's:

$$G_{i,k} = G_{j+1,k} + P_{j+1,k} * G_{i,j} \quad (\text{assume } i < j+1 < k)$$

$$P_{i,k} = P_{i,j} * P_{j+1,k}$$

$$G_{0,7} = G_{4,7} + P_{4,7} * G_{0,3}$$

$$P_{0,7} = P_{0,3} * P_{4,7}$$


$$G_{8,15} = G_{12,15} + P_{12,15} * G_{8,11}$$

$$P_{8,15} = P_{8,11} * P_{12,15}$$


$$G_{0,15} = G_{8,15} + P_{8,15} * G_{0,7}$$

$$P_{0,15} = P_{0,7} * P_{8,15}$$

Carry Lookahead: Compute G's and P's




Carry Lookahead: Compute c's



Other Adders: Carry Select

Two adds in parallel - one with $C_{in} = 0$ and the other $c_{in} = 1$

- When C_{in} is done, select the right result




Other Adders: Carry Save

$A + B \rightarrow S$


Save carries $A + B \rightarrow S, C_{out}$

Use C_{in} $A + B + C \rightarrow S1, S2$ (3# to 2# in parallel)

Used in combinational multipliers by building a Wallace Tree



Wallace Tree



Logical Operations

Bitwise AND, OR, XOR, NOR

- Implement with 32 gates in parallel

Shifts and rotates

- rol -> rotate left (MSB --> LSB)
- ror -> rotate right (LSB --> MSB)
- sll -> shift left logical (0 --> LSB)
- srl -> shift right logical (0 --> MSB)
- sra -> shift right arithmetic (old MSB --> new MSB)

Shifter

E.g., Shift left logical for $d\langle 7:0 \rangle$ and $shamt\langle 2:0 \rangle$

Using 2-1 Muxes called $Mux(select, in_0, in_1)$


$stage0\langle 7:0 \rangle = Mux(shamt\langle 0 \rangle, d\langle 7:0 \rangle, 0 \parallel d\langle 7:1 \rangle)$

$stage1\langle 7:0 \rangle = Mux(shamt\langle 1 \rangle, stage0\langle 7:0 \rangle, 00 \parallel stage0\langle 6:2 \rangle)$


$dout\langle 7:0 \rangle = Mux(shamt\langle 2 \rangle, stage1\langle 7:0 \rangle, 0000 \parallel stage1\langle 3:0 \rangle)$

For Barrel shifter used wider muxes

Shifter



All Together



Overflow

with n -bits only 2^n combinations

Unsigned $[0, 2^n - 1]$, 2's Complement $[-2^{n-1}, 2^{n-1} - 1]$

Unsigned Add

$5 + 6 > 7$

```

101
+ 110
-----
1011
    
```

$f(3:0) = a(2:0) + b(2:0) \Rightarrow \text{overflow} = f(3) \text{ ;; carryout}$

Overflow

More involved for 2's Complement

$-1 + -1 = -2$

```

111
+ 111
-----
1110
    
```

1110

110 = -2 is correct \Rightarrow can't just use carry-out

Addition Overflow

When is overflow NOT possible? $p1, p2 > 0$ and $n1, n2 < 0$

$p1 + p2$

$p1 + n1$ not possible

$n1 + p2$ not possible

$n1 + n2$

overflow = $X * \overline{a(2)} * \overline{b(2)} + Y * a(2) * b(2)$

What are X and Y?

Addition Overflow

$2 + 3 = 5 > 4$ 010

+ 011

101 = -3 < 0!

In general, $X = f(2)$

-1 + -4

111

+ 100

011 which is $011 > 0$ In general $Y = \overline{f(2)}$

Overflow = $f(2) * \overline{a(2)} * \overline{b(2)} + \overline{f(2)} * a(2) * b(2)$

Subtraction Overflow

No overflow on $a-b$ if signs are same

neg - pos ==> neg ;; overflow otherwise

pos - neg ==> pos ;; overflow otherwise

overflow = $f(2) * \overline{a(2)} * b(2) + \overline{f(2)} * a(2) * \overline{b(2)}$

What to do on overflow

Ignore!

Flag - condition code that may be tested by software

sticky flag - e.g., for floating point

trap - possibly with mask

Zero and Negative

$$\text{zero} = \overline{f(2)} + \overline{f(1)} + \overline{f(0)}$$

can't also look at $f(3)$ because

$$\begin{array}{r} 001 \quad +1 \\ + 111 \quad -1 \\ \hline 1000 \quad 0 \end{array}$$

So, $\text{negative} = f(2)$

Zero and Negative

May also want correct answer even on overflow

$\text{negative} = (a < b) = (a - b < 0)$ even if overflow

E.g., is $-4 < 2$?

$$\begin{array}{r} 100 \quad -4 \\ - 010 \quad 2 \\ \hline 1010 \quad -6 \Rightarrow \text{overflow} \end{array}$$

If you work it out,

$\text{negative} = f(2)$ XOR overflow

MMX

MMX [Peleg & Weiser, IEEE Micro, Aug. 96]

- Goal 2x performance in audio, video, etc.
- Key technique: SIMD - *single instruction multiple data*
- 1999 Streaming SIMD Extensions in same spirit

Data types

1 x 64 bit quad word
2 x 32 bit double-word
4 x 16 bit word
8 x 8 bit byte

MMX, cont.

E.g., ADDB (for byte)

$$\begin{array}{r} 17 \quad 87 \quad 100 \quad \dots \quad 6 \text{ more} \\ + 17 \quad 13 \quad 200 \quad \dots \quad 6 \text{ more} \\ \hline 34 \quad 100 \quad 44 \quad \dots \quad \dots \\ \text{or } 255 \quad \text{or } 255 \quad \text{or } 255 \quad \dots \end{array}$$

$34 \quad 100 \quad 44 \quad \dots \quad 300 \text{ mod } 256$
 $\text{or } 255 \quad \text{or } 255 \quad \text{or } 255 \quad \dots$

E.g., 16 element dot product from matrix multiply

- $[a_1 \dots a_{16}] \times [b_1 \dots b_{16}] = a_1 \cdot b_1 + \dots + a_{16} \cdot b_{16}$
- IA-32: 32 loads, 16 *, 15 +, 12 loop control = 76 instr.
- MMX: 16 instr.
- Cycles 200 for int, 76 for FP, & 12 for MMX (6x over FP!)

MMX, cont.

Others: MOV, (UN)PACK, & MASK (e.g., next)

```
15 15 100 120 101 76 15 15
15 15 15 15 15 15 15 15
-----
FF FF 00 00 00 00 FF FF
```

Why? Weatherperson at 00's & weathermap at FF's

Comments

- Backward compatible & no OS changes (overload FP regs)
- Others have similar: Sun, HP, and now Intel SSE
- ISVs (i.e., for games) have not (yet) embraced