

Control Overview

Single-cycle implementation

- Datapath: combinational logic+I-mem + regs + D-mem+PC
- Last three written at end of cycle
- Need control - just combinational logic!
- Inputs: Instruction (I-mem out) + Zero (for beq)
- Outputs: control lines for muxes, ALUop, Write-enables

Control Overview

Fast control

- divide up work on “need to know basis”
- logic with fewer input is faster

E.g.,

Global control need not know which ALUop

ALU Control

Assume ALU uses

000 and

001 or

010 add

110 sub

111 slt (set less than)

others don't care

ALU Control

instruction	operation	opcode	function
add	add	000000	100000
sub	sub	000000	100010
and	and	000000	100100
or	or	000000	100101
slt	slt	000000	101010

ALU-ctrl = f(opcode, function)

But ..

don't forget

instruction operation opcode function

lw	add	100011	xxxxxx
sw	add	101011	xxxxxx
beq	sub	000100	100010

To simplify ALU-ctrl

$ALUop = f(opcode)$

2 bits 6 bits

ALU Control

10 add, sub, and, . . .

00 lw, sw


01 beq

$ALU-ctrl = f(ALUop, function)$

3 bits 2 bits, 6 bits

Requires only five gates plus inverters

Control Signals Needed (Fig. 5.19)



Global Control

R-format: opcode rs rt rd shamt funct

6 5 5 5 5 6

I-format: opcode rs rt address/immediate

6 5 5 16

J-format: opcode addr

6 26

Global Control

Route instruction(25-21) read reg 1 spec

Route instruction(20-16) read reg 2 spec

Route instruction(20-16) (store) and instruction(15-11) (others)

- write reg mux

Call instruction(31-26) op(5-0)

Global Control

Global control outputs

- ALU-ctrl - see above
- ALU src - R-format, beq vs. ld/st
- MemRead - lw
- MemWrite - sw
- MemtoReg - sw
- RegDst - sw dst in bits 20-16, not 15-11
- RegWrite - all but beq and lw
- PCSrc - beq taken

Global Control

global control outputs

- Replace PCsrc with
- Branch beq
- PCSrc = Branch*Zero

what are the inputs needed to determine above signals?

Just Op(5-0)!

Global Control (Fig. 5.20)

Instruction	Opcode	RegDst	ALUSrc
rrr	000000	<u>1</u>	<u>0</u>
lw	100011	<u>0</u>	<u>1</u>
sw	101011	<u>x</u>	<u>1</u>
beq	000100	<u>x</u>	<u>0</u>
???	others	<u>x</u>	<u>x</u>

$$\text{RegDst} = \overline{\text{Op}(0)} \quad \text{ALUSrc} = \text{Op}(0) \quad \text{RegWrite} = \overline{\text{Op}(3)} * \overline{\text{Op}(2)}$$

Global Control

More complex with entire MIPS ISA

- need more systematic structure
- want to share gates between control signals

Common solution: PLA

(FYI, MIPS opcodes designed minimize PLA inputs, minterms, & outputs)


See MIPS Opcode Map (Figure A.19, p. A-54)

PLA


In AND-plane, AND selected inputs to get minterms

In OR-plane, OR selected minterms to get outputs


E.g.



Control Signals Reprise; Add Jumps?



Control Signals With Jumps (Fig. 5.29)



What's wrong with single cycle

$\text{time/prog} = \text{instrs/prog} * \text{CPI} * \text{cycle time}$

$P * 1 * ?$

Critical path probably lw:

i-mem, reg-read, alu, d-mem, reg-write (not to mention muxes, etc)

Other instructions faster

e. g., rrr: skip d-mem

instruction variation much worse for full ISA and real implementation

- floating point divide
- cache misses (what the heck is this? - chapter 7)

Single cycle implementation

Solution

- variable clock
 - too hard to control
- fixed short clock
 - variable cycles per instruction

Multi-cycle implementation

clock cycle = Max (i-mem, reg-read+reg-write, ALU, d-mem)

reuse combinational logic on different cycles!

- one memory
- ALU without other adders

But

- control more complex(later)
- need new registers to save values - e.g., Instr Register (IR)
 - used on later cycles
 - logic that computes them is reused


High-Level Multi-Cycle Datapath

Note

Instruction register & memory data register

One memory with address bus

One ALU w/ ALUOut



Comment on Buses


Share the buses to reduce #signals

Multiple sources driving one bus

- ensure only one driver at a time

Like a distributed multiplexor

Multicycle Ctrl Signals Needed (Fig. 5.32)



Multi-cycle Steps



Instruction Fetch (IF): $IR = MEM(pc)$; $PC = PC + 4$

Instruction Decode (ID) : $A = Reg(IR(25-21))$ $B = Reg(IR(20-16))$

- $Target = PC + Sign\text{-}extend(IR(9-15)) \ll 2$

Execute (EX): $ALUoutput = A + SE(IR(15-0))$ # lw/sw

- $ALUoutput \ A \ op \ B$ # rrr
- if $(A == B)$ $Pc = target$ # beq

Multi-cycle steps



Memory (Mem): $Mem(ALUoutput) = B$ # sw

- $mem\text{-}data = Mem(ALUoutput)$ # lw
- $Reg(IR(15-11)) = ALUoutput$ # rrr

Write Back (WB): $Reg(IR(20-16)) = mem\text{-}data$ # lw


Multi-cycle Control

Function of Op(5-0) and which step

Defined as Finite State Machine (FSM) or microprogram

FSM - Appendix B

- State is combination of step and which path



FSM

Each state define

- control signals for datapath this cycle
- control signals to determine next state

All instructions start in same IF state

Instructions terminate by making next state IF

- after PC update, of course

Multi-cycle Example

Look at datapath of Figure 5.33

Walk and \$1, \$2, \$3 through datapath


Look at FSM of Figure 5.42

Walk and \$1, \$2, \$3 through FSM

Repeat for lw, sw, beq taken and not taken

(This could take half a lecture.)

Datapath Figure 5.33



Finite State Machine Figure 5.42

