"A 64-b Quad-Issue CMOS RISC Microprocessor", by N.Gaddis, et.al. (HP)

See

IEEE Journal of Solid-State Circuits, November 1996

---

Die Photo

---

Functional Block Diagram

---

H-tree Clock Network

---

Third-level Buffer (gater)

---

Extracted Clock Network

---

Clock Skew "Topo" Map

---

Clearing Operand Dependencies

---

Comparator Bit Slice for Clearing Operand Dependencies

---

Clearing Carry Borrow Dependencies

---

Logic for Clearing Carry Borrow Dependencies

---

Cache Index Comparator Bit Slice

---

Shmoo Plot

---