"64KByte Sum-Addressed-Memory Cache with 1.6ns Cycle and 2.6ns latency", by R.Heald et.al (SUN Microelectronics)

IEEE Journal of Solid-State Circuits, November 1998