This exam is closed book, closed notes.

All cell phones must be turned off and put away.

No calculators may be used.

You have two hours to complete this exam.

Write all of your answers on the accu-scan form with a #2 pencil.

These exam questions must be returned at the end of the exam, but we will not grade anything in this booklet.

Unless stated (or implied) otherwise, you should make the following assumptions:

- The OS manages a single uniprocessor
- All memory is byte addressable
- The terminology $lg$ means $log_2$
- $2^{10}$ bytes = 1KB
- $2^{20}$ bytes = 1MB
- Page table entries require 4 bytes
- Data is allocated with optimal alignment, starting at the beginning of a page
- Assume leading zeros can be removed from numbers (e.g., 0x06 == 0x6).

This exam has multiple versions. To make sure you are graded with the correct answer key, you must identify this exam version with a Special Code in Column A on your accu-tron sheet. Be sure to fill in the corresponding bubble as well. Your special code is 2.

Good luck!
Part 1: Virtualizing the CPU [3 points each]

Designate if the statement is True (a) or False (b).

1) The CPU dispatcher determines the policy for which process should be run when.
   False; the dispatcher implements the mechanism; the scheduler determines the policy.

2) With cooperative multitasking, it is possible for a process to keep running on the CPU for as long as it chooses.
   True; cooperative multitasking relies on the process to enter the OS through a system call or another trap (e.g., a page fault); if the process avoids giving control to the OS, the OS can’t switch to another process.

3) When executing the return-from-trap instruction, hardware restores the user process’s registers from the kernel stack, changes to user mode, and jumps to a new code location.
   True, that is what return-from-trap does…

4) When an I/O operation completes, the previously blocked process moves into the RUNNING state.
   False, the process could move to either READY or RUNNING.

5) The fork() system call clones the calling process and overlays a new file image on the child process.
   False, fork() just clones the calling process; the process needs to call exec() to overlay a new file image.

6) A FIFO scheduler has lower average turnaround time when long jobs arrive after short jobs, compared to when short jobs arrive after long jobs.
   True. If the long jobs arrive after the short jobs, then they will be scheduled after the short jobs; moving a long job after a short job reduces average turnaround time (just like what SFJ does).

7) An SJF scheduler may preempt the currently running job.
   False. SJF is non-preemptive; a job has to complete or relinquish the CPU before a different job is schedule.

8) An SJF scheduler can suffer from the convoy effect.
   True. Assume a very long job is scheduled and then shortly thereafter many short jobs arrive; all of those short jobs will have to wait for the one long job.

9) An RR scheduler may preempt the currently running job.
   True. RR preempts after a time-slice has expired.

10) An STCF scheduler cannot cause jobs to starve.
    False, long jobs CAN starve if shorter jobs keep arriving.

11) If all jobs arrive at the same point in time, an SJF and an STCF scheduler will behave the same.
True, they only behave differently if a job arrives while some jobs are already running (in which case, STCF may preempt).

12) If all jobs have identical run lengths, a RR scheduler provides worse average turnaround time than FIFO.
   True. With RR the identical jobs will all finish at nearly the same time – at the very end, giving them the worst possible average turnaround time. With FIFO, the scheduling might seem less fair, but only one of the jobs will the worst turnaround time.

13) With an MLFQ scheduler, jobs run to completion as long as there is not a higher priority job.
   False; multiple jobs at the same priority level will be scheduled with RR.

14) With an MLFQ scheduler, while a job is waiting for I/O to complete, the job remains in the READY state without changing priority.
   False; jobs move to the BLOCKED state when waiting for an event to complete that doesn’t need the CPU.

15) With lottery scheduling, ready jobs must be sorted by the number of tickets that they hold.
   False; to pick the winner of a lottery, the scheduler will search for the job with that ticket which does not require the list to be sorted (though keeping the list sorted can improve efficiency).
Part 2: Virtualizing Memory [3 points each]

Designate if the statement is True (a) or False (b).
16) The heap and stack are statically allocated portions of a process’ address space.
False, they are dynamically allocated; their sizes change over time.
17) The address space for a process contains all of physical memory.
False, the address space for a process is virtual; it can contain less than physical memory or more.
18) With dynamic relocation, the OS determines where the address space of a process is allocated in physical memory.
True, the OS manages the mapping between virtual and physical; the OS allocates space in physical memory for each address space.
19) Two different address spaces (that do not share any pages) must contain different valid vpn’s from one another.
False; two different address spaces can have the same valid virtual pages as one another; a vpn is interpreted in the context of the current address space.
20) An MMU converts physical addresses to logical addresses for user-level processes.
False; converts logical to physical addresses.
21) With segmentation, the address space of each process must be allocated contiguously in physical memory.
False, just each segment must be contiguous.
22) With segmentation, each segment has its own base and its own bounds.
True, each segment is defined by a starting location and limit.
23) With pure segmentation (and no other support), fetching and executing an instruction that performs a store from a register to memory will involve exactly four memory references.
False, with segmentation no extra memory references are need for address translations since the base and bounds of each active segment can be kept in a register. So, 1 ref to fetch the instruction and 1 ref to do the store.
24) The number of virtual pages can be different than the number of physical pages.
True, page sizes need to be the same but not number of pages.
25) If 10 bits are used in a virtual address to designate an offset within a page, each page must be exactly 1 KB.
True, 10 bits of offset \( \Rightarrow 2^{10} \text{ bytes} \) can be addressed for each page \( \Rightarrow 1 \text{ KB} \).
26) If a physical address is 28 bits and each page is 4KB, the top 14 bits exactly designate the physical page number.
False. 28 bits – 12 bits (required for 4KB pages) = 16 bits (not 14).
27) If a virtual address is 8 bits and each page is 32 bytes, then each address space can contain up to 8 pages.
True. 8 – 5 bits (required for 32 byte pages) = 3 bits for the vpn. \( 2^3 = 8 \) virtual pages.
28) Given a constant number of bits in a virtual address, the size of a linear page table decreases with larger pages.
True, if there are larger pages, then there must be a fewer number of pages; fewer pages \( \Rightarrow \) fewer entries in page table \( \Rightarrow \) smaller page table.
29) Given a fixed page size, the size of a linear page table decreases with a smaller address space.
True, with a smaller address space, there are fewer pages \( \Rightarrow \) smaller page table.
30) Given a 20-bit virtual address and 1KB pages, each linear page table will consume 1KB.
False. Told on coversheet to assume 4 byte PTEs unless otherwise specified. 20 – 10 bits (for 1KB pages) = 10 bits \(\rightarrow\) 2\(^{10}\) entries; 2\(^{10}\) * 4 bytes = 4KB page table.

31) Compared to pure segmentation, a linear page table doubles the number of memory references (assuming no TLB).

True, a linear page table is kept in main memory; for each memory reference in the application, now need to look up virtual address to physical address translation (need one vpn to pnn mapping).

32) A workload that sequentially accesses data has good **temporal locality**.

False, with sequential accesses, the next address nearby in space close to the previous reference will be accessed (spatial locality).

33) On a **TLB miss**, a new page in physical memory is allocated by the OS.

False, on a TLB miss, the page translation must be found in the page tables.

34) A **page fault** occurs if the valid bit is clear (equals 0) in a PTE needed for a memory access.

False, on a page fault the present bit is clear indicating that the page is valid but swapped out to the backing store.

35) With paging, a single physical page can be **shared** across two address spaces only if they have the same virtual page number in each address space.

False, any vpn can point to the same pnn across different address spaces.

36) A multi-level page table typically reduces the amount of memory needed to store page tables, compared to a linear page table.

True; with multiple levels, if there are regions of a sparse address space that are not currently valid (e.g., the space between the heap and the stack), then the page tables for those regions do not have to be allocated.

37) Given a 2-level page table (and no TLB), exactly 3 memory accesses are needed to fetch an instruction.

True; 1: lookup in page directory that is stored in memory (outer level page table); 2: lookup page table pointed to by page directory entry; 3: lookup actual instruction at calculated physical address

38) In the **memory hierarchy**, a backing store is larger than the memory layer above that uses that backing store.

True; the layer beneath another in the memory hierarchy is usually larger (and cheaper per byte), but slower, than the layer above.

39) When the **dirty bit** is set in a PTE, the contents of the TLB entry do not match the contents in the page table.

False, the dirty bit means that the page in physical memory does not match the version on the backing store.

40) If a clean page and a dirty page have both been accessed recently, the page replacement algorithm should replace the **clean** page over the **dirty** page.

True, it is less expensive to replace the clean page since its contents can just be thrown away (whereas the changes to the dirty page must first be flushed out to disk before that page can be reused).

41) A **TLB miss** is usually slower to handle than a page miss.

False, TLB miss just requires accessing RAM; page miss requires accessing next level of backing store.

42) A different user-level process should be scheduled when a page miss is being handled.

True, since this process is blocked waiting for page miss (which will take awhile), another READY process should be run.
43) LRU always performs as well or better than FIFO.
False, you can construct workloads where FIFO does better, worse, or the same as LRU.

44) LRU with N+1 pages of memory always performs better than LRU with N pages of memory.
FALSE – read the question instead of assuming it is the same as on the previous exam! LRU performs equal or better with N+1 pages; the extra page might not help.

45) FIFO with N+1 pages of memory always performs better than FIFO with N pages of memory.
False, due to same reason as above and due to Belady’s anomaly (and FIFO does not adhere to stack property).
Part 3: Process States [1 points each]
Assume you have a system with three processes (A, B, and C) and a single CPU. Assume an MLFQ scheduler. Processes can be in one of five states: RUNNING, READY, BLOCKED, not yet created, or terminated. Given the following cumulative timeline of process behavior, indicate the state the specified process is in AFTER that step, and all preceding steps, have taken place.

For all questions in this Part, use the following options for each answer:
   a. RUNNING
   b. READY
   c. BLOCKED
   d. Process has not been created yet
   e. Process has been terminated

Step 1: Process A is loaded into memory and begins; it is the only user-level process in the system.
46) Process A is in which state? A. RUNNING

Step 2: Process A calls fork() and creates Process B. Process B is scheduled.
47) Process A is in which state? B. READY
48) Process B is in which state? A. RUNNING

Step 3: The running process issues an I/O request to the disk.
49) Process A is in which state? A. RUNNING (since it is only READY job now)
50) Process B is in which state? C. BLOCKED (since it issued I/O)

Step 4: The running process calls fork() and creates process C. Process C is not yet scheduled.
51) Process A is in which state? A. RUNNING (no change)
52) Process B is in which state? C. BLOCKED (no change)
53) Process C is in which state? B. READY

Step 5: The time-slice of the running process expires. Process C is scheduled.
54) Process A is in which state? B. READY (time-slice expired)
55) Process B is in which state? C. BLOCKED (no change)
56) Process C is in which state? A. RUNNING (it was scheduled!)

Step 6: The previously issued I/O request completes; the process that issued that I/O request is scheduled.
57) Process A is in which state? B. READY (no change)
58) Process B is in which state? A. RUNNING (I/O completed, now scheduled)
59) Process C is in which state? B. READY (descheduled)
Assume a workload with the following characteristics:

<table>
<thead>
<tr>
<th>Job Name</th>
<th>Arrival Time (seconds)</th>
<th>CPU Burst Time (seconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>B</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>C</td>
<td>5</td>
<td>7</td>
</tr>
</tbody>
</table>

If needed, assume a time-slice of 1 sec.

60) Given a FIFO scheduler, what is the **turnaround time** of job B?
   a. 4 seconds
   b. **10 seconds**
   c. 12 seconds
   d. 14 seconds
   e. None of the above

**FIFO Schedule:**

A: 0–>8  B: 8–>12  C: 12–19  B’s turnaround = 12 – 2 (arrival time) = 10

61) Given a FIFO scheduler, what is the **average turnaround time** of the three jobs?
   a. 10 seconds
   b. 10 1/3 seconds
   c. **10 2/3 seconds**
   d. 13 seconds
   e. None of the above

\[ 8 + 10 + 19-5 / 3 = 10.6667 \]

62) Given an SJF scheduler, what is the **turnaround time** of job C?
   a. 12 seconds
   b. **14 seconds**
   c. 15 seconds
   d. 19 seconds
   e. None of the above

**SJF Schedule (no preemption):**

A: 0–>8  Then, since 4 < 7, B picked next B: 8–>12  C: 12–19 19-5 = 14

63) Given an SJF scheduler, what is the **average turnaround time** of the three jobs?
   a. 7 seconds
   b. 8 seconds
   c. 9 seconds
   d. 13 seconds
   e. None of the above

Same schedule as FIFO.

64) Given an RR scheduler, what is the **turnaround time** of job B?
   a. 8 seconds
   b. **9 seconds**
   c. 10 seconds
   d. 11 seconds
   e. None of the above

View each character as 1 second: AABABCABCAB (now B is done after 4 seconds of runtime…)
B finished at time 11; arrived at time 2, so turnaround = 9.

65) Given an STCF scheduler, what is the **average turnaround time** of the three jobs?
   a. **10 seconds**
   b. 10 1/3 seconds
   c. 10 2/3 seconds
   d. 24 1/3 seconds
Assume an STCF scheduler for the original workload with jobs A, B, and C. Assume a new job D requiring 5 seconds of CPU time arrives at some time T. For which arrival times of T would D preempt the job running at that time?

- a. 3 seconds
- b. 5 seconds
- c. 8 seconds
- d. 13 seconds
- e. None of the above OR More than one of the above

Given this schedule: STCF Schedule: A: 0->2 When B arrives, it preempts: B: 2->6 A: 6->12 (total of 8) C: 12->19

D of 5 seconds will be less than the remaining run time of the running job when...

- T = 3? No, B is running and only needs 3 more seconds
- T = 5? No, B is running and only needs 1 more second
- T = 8? No, A is running and only needs 4 more seconds
- T = 13? Yes, C is running and needs 6 more seconds; 5 < 6, so D preempts...

Assume an STCF scheduler for the original workload with jobs A, B, and C. Assume a new job E arrives at time 8.5 seconds. What is the longest that its CPU burst could be to preempt the job that was running at time 8.5? Pick the best answer.

- a. 1 second
- b. 2 seconds
- c. 3 seconds
- d. 4 seconds
- e. None of the above (removed option as announced during exam)

Given this schedule: STCF Schedule: A: 0->2 When B arrives, it preempts: B: 2->6 A: 6->12 (total of 8) C: 12->19

What is happening at time 8.5? A is running and has 3.5 more seconds of runtime, so as long as E < 3.5, it will be preempt.

Part 5. Dynamic Relocation [2 points each]

Assume you have an architecture with 1KB address spaces and 16KB of physical memory. Assume you are performing dynamic relocation with a base-and-bounds register. The base register contains 0x00001acf (decimal 6863) and the bounds register contains 292 (decimal). Translate each of the following virtual addresses into physical addresses.

Virtual address 0x0000019e (decimal: 414) is physical address:

- a. 0x000002c2 (decimal: 706)
- b. 0x0001c6d (decimal: 7277)
- c. 0x0007277 (decimal: 29303)
- d. Segmentation Violation
- e. None of the above

Address 414 > bounds, so this causes a segmentation fault or violation.

Virtual address 0x0000007d (decimal: 125) is physical address

- a. 0x000001a1 (decimal: 417)
- b. 0x00001b4c (decimal: 6988)
- c. 0x00006988 (decimal: 27016)
- d. Segmentation Violation
e. None of the above

125 < 292; Base + address = 6863 + 125 = 6988 (all decimal)

70) Virtual address 0x000000ee (decimal: 238) is physical address
   a. 0x00000c05 (decimal: 3077)
   b. 0x0000051d (decimal: 1309)
   c. 0x0000051e (decimal: 1310)
   d. Segmentation Violation
   e. None of the above

238 < 292; 6863 + 238 = 7101 → none of the above
Part 6. Reverse Engineering the Page Table [2 points each]
Assume dynamic relocation is performed with a linear page table. Assume a system with the following parameters:
- address space size is 32KB → 15 bits
- physical memory size is 128KB → 17 bits
- page size is 4KB → 12 bits
  → 3 bits for vpn (8 pages)
  → 5 bits for ppp (32 pages)
Assume you are given the following trace of virtual addresses and the physical addresses they translate to. Can you reverse engineer the contents of the page table for this process?

<table>
<thead>
<tr>
<th>VA</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00006e19</td>
<td>0003e19ppn 6</td>
</tr>
<tr>
<td>0x00004d35</td>
<td>0000ad35ppn 4</td>
</tr>
<tr>
<td>0x000030d8</td>
<td>000050d8ppn 3</td>
</tr>
<tr>
<td>0x0000244d</td>
<td>Invalidppn 5</td>
</tr>
<tr>
<td>0x00000840</td>
<td>Invalidppn 5</td>
</tr>
</tbody>
</table>

71) Page Table Entry 0
   a. Valid, PFN = 0x00
   b. Valid, PFN = 0xd0
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN) PPN = 0 xd

72) Page Table Entry 1
   a. Valid, PFN = 0x01
   b. Valid, PFN = 0x10
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

73) Page Table Entry 2
   a. Valid, PFN = 0x01
   b. Valid, PFN = 0x1a
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

74) Page Table Entry 3
   a. Valid, PFN = 0x06
   b. Valid, PFN = 0x6e
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

75) Page Table Entry 4
   a. Valid, PFN = 0x0a
   b. Valid, PFN = 0xad
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

76) Page Table Entry 5
   a. Valid, PFN = 0x03
   b. Valid, PFN = 0x30
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

77) Page Table Entry 6
   a. Valid, PFN = 0x03
   b. Valid, PFN = 0x30
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

78) Page Table Entry 7
   a. Valid, PFN = 0xd0
   b. Valid, PFN = 0x1a
   c. Invalid Entry or page table does not contain entry for this VPN
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)

79) Page Table Entry 8
   a. Valid, PFN = 0x03
   b. Valid, PFN = 0x1a
   c. Invalid Entry or page table does not contain entry for this VPN Only 8 virtual pages (pages 0 – 7)
   d. Contents of PTE cannot be determined from this address trace
   e. None of the above (e.g., Valid, but a different PFN)
Part 7. Multi-level Page Tables [2 points each]

Assume dynamic relocation is performed with a two-level page table with no TLB. Assume the page size is an unrealistically small 32 bytes, the virtual address space for the current process is 1024 pages, or 32 KB, and physical memory consists of 128 pages. Thus, a virtual address needs 15 bits (5 for the offset, 10 for the VPN) and a physical address requires 12 bits (5 offset, 7 for the PFN). The upper five bits of a virtual address are used to index into a page directory; the page directory entry (PDE), if valid, points to a page of the page table. Each page table page holds 32 page-table entries (PTEs). Each PTE, if valid, holds the desired translation (physical frame number, or PFN) of the virtual page in question. The format of an 8-bit PTE is VALID | PFN ... PFN0.

You also know that the PDBR points to page 51 (decimal) and the contents of memory are as follows:

```
You provided an image of a page from a document, but the text is not clearly visible. Please provide the visible text so I can assist you further.```
80) When accessing **virtual address 0x5c5b**, what will be the first page accessed (decimal)?
   a. 5
   b. 51 (access page directory first, indicated by pdbr)
   c. 54
   d. 64
   e. Error or None of the above

Write 0x5c5b in binary:
0101 1100 0101 1011
Regroup with 5 bits for offset, 5 bits for page table index, and 5 bits for page directory index:
10111 -> pd index
00010 -> pt index
11011 -> offset

81) What **index** of the page directory will be accessed first (hexadecimal)?
   a. 0x05
   b. **0x17**
   c. 0x5c
   d. 0xb1
   e. Error or None of the above

   10111 -> 0x17 hex (16 + 4 + 2 + 1 = 23 decimal)

82) What will be the **second page** accessed?
   a. 0x64 (decimal: 100)
   b. 0x66 (decimal: 102)
   c. 0x54 (decimal: 84)
   d. **0x56 (decimal: 86)**
   e. Error or None of the above

Contents of entry 23 (decimal) are: 0xd6 in binary: 1101 0110 → valid entry, page table at ppn =
101 0110 = 0x56

83) What are the **contents** of the corresponding PTE that will be read?
   a. 0x67
   b. 0xd7
   c. **0xe7**
   d. 0xf7
   e. Error or None of the above

From earlier calculation, will read entry 00010 (the pt index from the original v.a.) of the page
table at 0x56 (decimal 86). Entry 2 = 0xe7.

84) What is the **final physical address** for this virtual address?
   a. 0x5fb
   b. 0xc5b
   c. **0xcfb**
   d. 0x51fb
   e. Error or None of the above
Write out 0xe7 in binary: 0x1110 0111 → valid entry, final ppn is 110 0111 → final pa is (ppn, page offset calculated earlier from va) 110 0111 11011 → regroup to get 1100 1111 1011 → 0xcfb

85) What are the contents (i.e., the value) at that final physical address?
   a. 0x14
   b. 0x5b
   c. 0x84
   d. 0x514
   e. Error or None of the above

Look at page 1100111 which is 64 + 32 + 4 + 2 + 1 = 103
Entry 11011 = 16 + 8 + 2 + 1 = 27th → 0x14

86) When accessing virtual address 0x0fa3, what are the contents at the corresponding physical address?
   a. 0x04
   b. 0x14
   c. 0x5b
   d. 0x84
   e. Error or None of the above

Write in va in binary (regrouped for address format): 000011 11101 00011
→ Look in element 3 of page directory (at location 51). Contents are 0x7f → top bit not set, so entry is not valid. Invalid access!
Part 8. Hitting or Missing in the TLB [2 points each]
The following questions ask you to calculate the miss rate (or hit rate) for the TLB. Assume you have a virtual address that requires 16 bits and there are 512 possible virtual pages per address space. You should ignore all instruction references (i.e., do not consider how they impact the contents of the TLB). Assume the array is page-aligned.

512 vpns 9 bits for vpn 16 - 9 bits = 7 bits for page 128 byte pages

87) Assume you have a 1-entry TLB. Assume the running process sequentially accesses contiguous 4-byte integers in an extremely large array, starting at index 0. What will be the TLB miss rate?
   a) 1/1
   b) ¼
   c) 1/32
   d) 1/128
   e) None of the above or Not enough information to answer

With 128 byte pages, 128 bytes / 4 bytes/integer 32 integers / page
Each page has new vpn -> ppn mapping; so miss in TLB for first integer on each page and then hit for remaining; this repeats for each page.

88) Assume you have a 4-entry TLB with LRU replacement for the same workload as above. What will be the miss rate in the TLB?
   a) 1/1
   b) ¼
   c) 1/8
   d) 1/32
   e) None of the above or Not enough information to answer

The 4 entries in the TLB don't change anything for the sequential access pattern (no temporal locality), so same behavior as if had just 1 entry in TLB.

89) Assume you have a 1-entry TLB and the running process accesses every fourth element (i.e., every fourth 4-byte integer) in the array (i.e., index 0, then index 4, then index 8, etc...). What is the miss rate for this access pattern?
   a) ¼
   b) 1/8
   c) 1/32
   d) 1/64
   e) None of the above or Not enough information to answer

The TLB miss rate will go up by a factor of 4 since we are accessing only ¼ of the integers on each page. 1/32 * 4 = 1/8. Or, calculate another way: number of accesses per page: 32 integers, workload accesses 32/4 of them 8 accessed integers per page miss 1/8.

90) Assume the running process repeatedly accesses every 4-byte integer in a 128 integer array in a loop (i.e., accesses elements 0 through 127, then elements 0 through 127 again, over and over). To have a hit rate that approaches 1/1, at least how many entries must be in the TLB? Assume the TLB uses LRU.
   a) 1
   b) 2
   c) 3
   d) 4
   e) None of the above or Not enough information to answer

The TLB will have a hit rate near 1/1 when all the 128 integers can be reached through the TLB; 128 integers require 4 pages; therefore, the TLB must have 4 entries.

91) If the TLB contains 1 less entry than the number of entries you calculated for the previous question, what will be the TLB hit rate? Assume the TLB uses LRU.
   a) 4/5
If the TLB has only 3 entries, then with LRU replacement, the vpn->ppn mapping for the first access to each page will be a miss. Thus, this is the same case as the first two TLB questions, but hit rate instead of miss rate. Hit for 31/32 accesses.

NOTE: This was originally marked incorrectly as option d when exams were graded; as a result, your exam grade may go up or down by 2 POINTS when re-graded (i.e., 2/208 possible). You do not need to bring this to our attention.

92) Assume the running process repeatedly accesses the first 4-byte integer on each page of an array that fits on 8 pages (i.e., in a loop). Assume the TLB has exactly 8 entries, the TLB uses LRU, and the TLB does not support ASIDs. Assume the OS performs a context-switch to another process that runs for only one memory reference (i.e., one address translation) and then switches back to the original process. What will be the hit rate for the next iteration through the loop for the original process?
   a) 7/8
   b) 3/4
   c) 1/2
   d) 0
   e) None of the above or Not enough information to answer

If there are no ASIDs, then the TLB is flushed (i.e., every entry is invalidated) on a context switch. As a result, when this process is resumed, none of its previous entries are in the TLB. Thus, every access (since each access in the loop is to a new page) will be a TLB miss.

Congratulations on finishing your first CS 537 Exam!