VIRTUALIZING MEMORY: SMALLER PAGE TABLES

Questions answered in this lecture:
Review: What are problems with paging?
Review: How large can page tables be?
How can large page tables be avoided with different techniques?
   Inverted page tables, segmentation + paging, multilevel page tables
What happens on a TLB miss?

ANNOUNCEMENTS

• P1: Will be graded by end of week (should be no surprises)
  • No discussion switches processed until then (304 is overloaded)

• Project 2: Available now
  • Due Friday, Oct 14th at 6pm; Watch discussion videos!
  • Shell and Scheduler
  • Work with partner for part b; fill out form for matches; notified tomorrow

• Exam 1: Next week: Wednesday 10/5 7:15 – 9:15pm
  • Class time on Tuesday for review, plus Wed discussion section
  • Look at previous exam / simulations for sample questions

• Reading for today: Chapter 20
WHEN ARE PAGE TABLES CREATED?

OS creates new page table when creates process
- OS chooses where process code, heap, and stack are placed in RAM
- OS sets up page tables to contain initial mappings

OS modifies page tables when it allocates more process address space
- Calls to library malloc()
  - Library makes sbrk() system call
  - Procedure calls: stack growth

DISADVANTAGES OF Paging

1. Additional memory reference to look up in page table
   - Very inefficient
   - Page table must be stored in memory
   - MMU stores only base address of page table
   - Avoid extra memory reference for lookup with TLBs (previous lecture)

2. Storage for page tables may be substantial
   - Simple page table: Requires PTE for all pages in address space
     - Entry needed even if page not allocated
     - Problematic with dynamic stack and heap within address space (today)
**QUIZ: HOW BIG ARE PAGE TABLES?**

How big is each page table?

1. PTE’s are 2 bytes, and 32 possible virtual page numbers
   \[32 \times 2 \text{ bytes} = 64 \text{ bytes}\]

2. PTE’s are 2 bytes, virtual addr are 24 bits, pages are 16 bytes
   \[2 \text{ bytes} \times 2^{(24 - \log_2 16)} = 2^{21} \text{ bytes} (2 \text{ MB})\]

3. PTE’s are 4 bytes, virtual addr are 32 bits, and pages are 4 KB
   \[4 \text{ bytes} \times 2^{(32 - \log_2 4K)} = 2^{22} \text{ bytes} (4 \text{ MB})\]

4. PTE’s are 4 bytes, virtual addr are 64 bits, and pages are 4 KB
   \[4 \text{ bytes} \times 2^{(64 - \log_2 4K)} = 2^{54} \text{ bytes}\]

---

**SIMULATION PRACTICE**

See README-paging-linear-size and paging-linear-size.py

Example: paging-linear-size.py -c -p 4k -e 8 -v 42

- ARG bits in virtual address 42
- ARG page size 4k
- ARG pte size 8
WHY ARE PAGE TABLES SO LARGE?

Why ARE Page Tables so Large?

Many invalid PT entries

Format of linear page tables:

<table>
<thead>
<tr>
<th>PFN</th>
<th>valid</th>
<th>prot</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1</td>
<td>r-x</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>rw-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>rw-</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>rw-</td>
</tr>
</tbody>
</table>

…many more invalid...

how to avoid storing these?
AVOID SIMPLE LINEAR PAGE TABLE

Use more complex page tables, instead of just big array

Any data structure is possible with software-managed TLB
  • Hardware looks for vpn in TLB on every memory access
  • If TLB does not contain vpn, TLB miss
    • Trap into OS and let OS find vpn->ppn translation
    • OS notifies TLB of vpn->ppn for future accesses

APPROACH 1: INVERTED PAGE TABLE

Inverted Page Tables
  • Only need entries for virtual pages w/ valid physical mappings

Basic approach?
  Search through data structure <ppn, vpn+asid> to find match
  • Too much time to naively search entire table

Quick search: Find possible matches entries by hashing vpn+asid
  • Smaller number of entries to search for exact match

TLB still manages most cases
  • Managing inverted page table requires software-controlled TLB
OTHER APPROACHES

1. Inverted Pagetables
2. Segmented Pagetables
3. Multi-level Pagetables
   • Page the page tables
   • Page the pagetables of page tables...

VALID PTEs ARE CONTIGUOUS

<table>
<thead>
<tr>
<th>PFN</th>
<th>valid</th>
<th>prot</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1</td>
<td>r-x</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>rw-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>...many more invalid...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>rw-</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>rw-</td>
</tr>
</tbody>
</table>

Note "hole" in addr space: valids vs. invalids are clustered

How did OS avoid allocating holes in phys memory?

Segmentation

how to avoid storing these page table entries?
2) COMBINE PAGING AND SEGMENTATION

Divide address space into segments (code, heap, stack)
- Segments can be variable length

Divide each segment into fixed-sized pages

Logical address divided into three portions

<table>
<thead>
<tr>
<th>seg # (4 bits)</th>
<th>page number (8 bits)</th>
<th>page offset (12 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Implementation
- Each segment has a page table
- Each segment tracks base (physical address) and bounds of page table for that segment

Quiz: Paging and Segmentation

<table>
<thead>
<tr>
<th>seg # (4 bits)</th>
<th>page number (8 bits)</th>
<th>page offset (12 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>seg</th>
<th>base</th>
<th>bounds</th>
<th>R W</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x002000</td>
<td>0xff</td>
<td>1</td>
<td>0</td>
<td>0x001000</td>
</tr>
<tr>
<td>1</td>
<td>0x000000</td>
<td>0x00</td>
<td>0</td>
<td>0</td>
<td>0x002000</td>
</tr>
<tr>
<td>2</td>
<td>0x001000</td>
<td>0x0f</td>
<td>1</td>
<td>1</td>
<td>0x003000</td>
</tr>
</tbody>
</table>

0x002070 read: 0x004070
0x202016 read: 0x003016
0x104c84 read: error
0x010424 write: error
0x210014 write: error
0x203568 read: 0x02a568
ADVANTAGES OF PAGING AND SEGMENTATION

Advantages of Segments
- Supports sparse address spaces
- Decreases size of page tables
- If segment not used, no need for page table

Advantages of Pages
- No external fragmentation
- Segments can grow without any reshuffling
- Can run process when some pages are swapped to disk (next lecture)

Advantages of Both
- Increases flexibility of sharing
- Share either single page or entire segment
- How?

```
SHARING: PAGING AND SEGMENTATION

<table>
<thead>
<tr>
<th>seg # (4 bits)</th>
<th>page number (8 bits)</th>
<th>page offset (12 bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>seg base</td>
<td>bounds</td>
<td>R W</td>
</tr>
<tr>
<td>8 0x002000</td>
<td>0xff</td>
<td>1 0</td>
</tr>
<tr>
<td>9 0x000000</td>
<td>0x00</td>
<td>0 0</td>
</tr>
<tr>
<td>a 0x001000</td>
<td>0x0f</td>
<td>1 1</td>
</tr>
<tr>
<td>seg base</td>
<td>bounds</td>
<td>R W</td>
</tr>
<tr>
<td>8 0x000000</td>
<td>0x00</td>
<td>0 0</td>
</tr>
<tr>
<td>9 0x002000</td>
<td>0xff</td>
<td>1 1</td>
</tr>
<tr>
<td>a 0x003000</td>
<td>0x0f</td>
<td>1 1</td>
</tr>
<tr>
<td>P1: 0x802070</td>
<td>read:</td>
<td>0x001000</td>
</tr>
<tr>
<td>P2: 0x902070</td>
<td>read:</td>
<td>0x002000</td>
</tr>
<tr>
<td>P2: 0xa00100</td>
<td>read:</td>
<td>0x003000</td>
</tr>
</tbody>
</table>
```
DISADVANTAGES OF PAGING AND SEGMENTATION

Potentially large page tables (for each segment)

- Must allocate each page table contiguously
- More problematic with more address bits
- Page table size?
  - Assume 2 bits for segment, 18 bits for page number, 12 bits for offset

Each page table is:
\[
= \text{Number of entries} \times \text{size of each entry} \\
= \text{Number of pages} \times 4 \text{ bytes} \\
= 2^{18} \times 4 \text{ bytes} = 2^{20} \text{ bytes} = 1 \text{ MB!!!}
\]

OTHER APPROACHES

1. Inverted Pagetables
2. Segmented Pagetables
3. Multi-level Pagetables
   - Page the page tables
   - Page the pages of page tables…
3) MULTILEVEL PAGE TABLES

Goal: Allow each page tables to be allocated non-contiguously

Idea: Page the page tables
• Creates multiple levels of page tables, outer level “page directory”
• Only allocate page tables for pages in use
• Used in x86 architectures (hardware can walk known structure)

30-bit address:
- outer page (8 bits)
- inner page (10 bits)
- page offset (12 bits)

Quiz: MULTILEVEL

<table>
<thead>
<tr>
<th>page directory</th>
<th>page of PT (@PPN:0x3)</th>
<th>page of PT (@PPN:0x92)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPN</td>
<td>valid</td>
<td>PPN</td>
</tr>
<tr>
<td>0x3</td>
<td>1</td>
<td>0x10</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0x23</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0x80</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>0x59</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>0x92</td>
<td>1</td>
<td>-</td>
</tr>
</tbody>
</table>

20-bit address:
- outer page (4 bits)
- inner page (4 bits)
- page offset (12 bits)
QUIZ: ADDRESS FORMAT FOR MULTILEVEL PAGING

30-bit address:

<table>
<thead>
<tr>
<th>outer page</th>
<th>inner page</th>
<th>page offset (12 bits)</th>
</tr>
</thead>
</table>

How should logical address be structured?

- How many bits for each paging level?

Goal?

- Each page table fits within a page
- PTE size * number PTE = page size
  - Assume PTE size = 4 bytes
  - Page size = 2^12 bytes = 4KB
  - 2^2 bytes * number PTE = 2^12 bytes
  - \( \Rightarrow \) number PTE = 2^10
  - \( \Rightarrow \) # bits for selecting inner page = 10

Remaining bits for outer page:

- 30 – 10 – 12 = 8 bits

BREAK

When do you think someone with a CS degree will become President of the US?

How do you think they will be different than previous Presidents?
Problem with 2 Levels?

Problem: page directories (outer level) may not fit in a page

64-bit address:

<table>
<thead>
<tr>
<th>outer page?</th>
<th>inner page (10 bits)</th>
<th>page offset (12 bits)</th>
</tr>
</thead>
</table>

Solution:

- Split page directories into pieces
- Use another page dir to refer to the page dir pieces.

VPN

<table>
<thead>
<tr>
<th>PD idx 0</th>
<th>PD idx 1</th>
<th>PT idx</th>
<th>OFFSET</th>
</tr>
</thead>
</table>

How large is virtual address space with 4 KB pages, 4 byte PTEs, each page table fits in page given 1, 2, 3 levels?

- 4KB / 4 bytes \( \Rightarrow \) 1K entries per level
- 1 level: \( 1K \times 4K = 2^{22} = 4 \text{ MB} \)
- 2 levels: \( 1K \times 1K \times 4K = 2^{32} \approx 4 \text{ GB} \)
- 3 levels: \( 1K \times 1K \times 1K \times 4K = 2^{42} \approx 4 \text{ TB} \)

Simulations: Multi-Level Page Tables

Each page is 32 bytes

The virtual address space for the process in question (assume there is only one) is 1024 pages, or 32 KB

Physical memory consists of 128 pages

Thus, a virtual address needs 15 bits (5 for the offset, 10 for the VPN).

A physical address requires 12 bits (5 offset, 7 for the PFN).

The system assumes a multi-level page table. Thus, the upper five bits of a virtual address are used to index into a page directory; the page directory entry (PDE), if valid, points to a page of the page table. Each page table page holds 32 page-table entries (PTEs). Each PTE, if valid, holds the desired translation (physical frame number, or PFN) of the virtual page in question.

The format of a PTE is thus:

```
VALID | PFN6 ... PFN0
```

and is thus 8 bits or 1 byte.

The format of a PDE is essentially identical:

```
VALID | PT6 ... PT0
```

`paging-multilevel-translate.py`

`README-paging-multilevel-translate`
**SIMULATIONS: MULTI-LEVEL PAGETABLES**

Virtual Address 0x611c: What Physical Address (What Value)? Or Fault?

0x611c → (110 0001 001 110!)

PDBR: 108 (decimal) [page directory is held in this page]

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0x611c</td>
<td>0x611c</td>
<td>0x00</td>
</tr>
</tbody>
</table>

Which entry of PageDir?

PDE: 16+8=24
- 0xa1
  - 1010 0001
  - Valid and 33

Which entry of Page Table?

PTE: 8
- b5
  - 1011 0101
  - valid and 32+16+4+1 = Page 53

Which offset on page?
- offset 16+8+4 = 28

Final data value: 0x611c

---

**QUIZ: FULL SYSTEM WITH TLBS**

On TLB miss: lookups with more levels more expensive

How much does a miss cost?

<table>
<thead>
<tr>
<th>ASID</th>
<th>VPN</th>
<th>PFN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>211</td>
<td>0xbb</td>
<td>0x91</td>
<td>1</td>
</tr>
<tr>
<td>211</td>
<td>0xff</td>
<td>0x23</td>
<td>1</td>
</tr>
<tr>
<td>122</td>
<td>0x05</td>
<td>0x91</td>
<td>1</td>
</tr>
<tr>
<td>211</td>
<td>0x05</td>
<td>0x12</td>
<td>0</td>
</tr>
</tbody>
</table>

How many physical accesses for each instruction? (Ignore previous ops changing TLB)

(a) 0xAA10: movl 0x1111, %edi
0xaa: (TLB miss -> 3 for addr trans) + 1 instr fetch
0x11: (TLB miss -> 3 for addr trans) + 1 movl
(b) 0xBB13: addl $0x3, %edi
0xbb: (TLB hit -> 0 for addr trans) + 1 instr fetch from 0x9113

Total: 8

(c) 0x0519: movl %edi, 0xFF10
0x05: (TLB miss -> 3 for addr trans) + 1 instr fetch
0xff: (TLB hit -> 0 for addr trans) + 1 movl into 0x2310

Total: 5
SUMMARY: BETTER PAGE TABLES

Problem: Simple linear page tables require too much contiguous memory

Many options for efficiently organizing page tables

If OS traps on TLB miss, OS can use any data structure
  • Inverted page tables (hashing)

If Hardware handles TLB miss, page tables must follow specific format
  • Multi-level page tables used in x86 architecture
  • Each page table fits within a page

Next Topic: What if desired address spaces do not fit in physical memory?