4/1. 1. 1 ( 1. 1) (1. 1 ( 1. 1 ( 1. 1 ( 1. 1 ( 1. 1 ( 1. 1 ( 1. 1 (1. Last class When to update?) L> Woutes Write-Horough Write-back What to do about misses?) South Start 12 martine Write-allocate No-write-allocate. I Mary I Down I works Cache Metrics · Miss Rate. # of Misses # of References. J low.

Scanned by CamScanner

# of hits Hit in State # of references miss state = 1 -1 high. Assert A. Standid Hit time > Time to move a word in the cache to the aggisters (processor) . Manual (includes -> time for set line and word within block. (selections). J low as possible. · 5101 1000 · company of a day

Scanned by CamScanner

Miss Penalty. store in the store is because of Additional time a miss. If the miss is on LI, then miss penalty is the time it takes to read the word from 12. How do different cache parameters ceffect cache block size, performance? cache size line numbers (associativity)

Impact of Cache Size Drawbacks. involt Better hit rates! Thit times. Impact of Block Size Drawbacks. increase the increase the intervate. If programs 1) For a given cache capacity, this means fewer vare good spatial locality. lines. Programs might with temporal not locality do so well. 2. Transfer time

Impact of Asso vialeviby, d wyerd Drawback Increat Ferrer conflict misses due E b thrashing D-Increased hit times. Droceased miss penalty. T hit rate. (time to choose a victim block) Faster memory Smaller appliativity for the next memory is not low hit rate. Fast hit times. that high. high Slower memories asso iativity.

Impact of write strategies White back Write - through 21 o not simple simple . . ZV need to store an additional bit // transfer fewer transfers. vs. times 1 traffic is going to be high 1. (A)는 U 데이 가지 않고 있었다. Cache Friendly Code . 125 Jau ser DISCOUNT BOAR April July - Ward - Jo-J 

## Cache Organization IV

April 1, 2016 . Ganesh Kumar

## **Consider this program**

```
int sumarray(int arr[8]) {
    int sum = 0;
    for (int i = 0; i < 8; i++)
        sum += arr[i];
    return sum;
}</pre>
```

Good temporal locality?

Good spatial locality?

## Code

```
int sumarray(int arr[8]) {
    int sum = 0;
    for (int i = 0; i < 8; i++)
        sum += arr[i];
    return sum;
}</pre>
```

```
Good temporal locality?
```

YES! Variables i and sum are accessed repeatedly!

Good spatial locality?

Clearly! Variable arr is being accessed sequentially in a stride-1-reference pattern.

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]							

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]							

- Now load block with arr[0] onto the cache.
- Since block size is 16 Bytes, the first four elements of the array get loaded into the cache.

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]	2[h]	3[h]	4[h]				

- Now load block with arr[0] onto the cache.
- Since block size is 16 Bytes, the first four elements of the array get loaded into the cache.
- Accessing arr[1], arr[2] and arr[3] will now be hits!

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]	2[h]	3[h]	4[h]	5[m]			

- Now the loop will access arr[4].
- Miss!
- Load the block containing arr[4] onto the cache.

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]	2[h]	3[h]	4[h]	5[m]	6[h]	7[h]	8[h]

- Now the loop will access arr[4].
- Miss!
- Load the block containing arr[4] onto the cache.
- Since block size is 16 bytes, arr[5], arr[6] and arr[7] will also get loaded.
- And when the loop accesses them, it will be cache hits!

- arr is block-aligned.
- Words are 4 bytes.
- Block size is 4 words (16 Bytes).
- Cache is initially empty

arr[i]	0	1	2	3	4	5	6	7
Access order	1[m]	2[h]	3[h]	4[h]	5[m]	6[h]	7[h]	8[h]

[h] - hit

[m] - miss

Miss Rate = # of Misses / # of References Miss Rate = 2/8 = 0.25 In general, if a cache has a block size of B bytes, then stride-k-reference pattern will produce an average of

```
min (1, (wordsize * k) / B)
```

misses for each iteration of the loop

where k is expressed in words.

For our example,

Average misses = min (1, (4 \* 1) / 16) => min (1, 0.25) => 0.25

We can expect an average of 0.25 misses for every iteration.