Cache Organization

March 18, 2016


CACHE


S Sets
Set 0
Set 1
CACHE
Set S-1

Set 0

E *Cache Lines* in each Set.

In this example, E=3



Set S-1


Set 0
Block
Block
Block
CACHE
Set S-1


Set 0
Block
Block
Block
Each
Block is B
bytes
CACHE
Set S-1

This week (Chapter 6)

- Memory Hierarchy
- Locality
- Cache (Idea)

Today

- Cache Organization.



Cache → Lines. (# of lines = E)



In total => S sets.

Each set has E lines

SET 0



Size is B bytes

What are these blocks ?



Set 0



It is like a identifier

Uniquely identifies each line.

Basic Structure //.

6 - bit address space. (Example)



Cache has 2 set.



Example.

Value is at address 1 0 0 1 1 0

S = 1

Set 01

0 0 1 1 0 0 => set 1

If we did S = 2

then $S = 2^s = 4$

0 0 -> Set 0

0 1 -> Set 1

1 0 -> Set 2

1 1 -> Set 3.

Tag bits:

Eg. 0 1 0 1 0 1

The data item d at this address is somewhere in here

Set 0







Block offset ($b = 3$)

$B = 2^b = 8$ bytes.

Each block can store 8 bytes!

d is at 010|100 ⇒ offset



Suppose we want to access an integer x at 0 1 0 0 0 0

Read 4 bytes starting at offset 000.

Suppose there is no line with the tag bit we were looking for!

⇓

Cache miss.

Read the relevant data block from (k+1) and we evict / replace an existing line.

→ If the valid bit is not set (=0) then evict that line. (Simple)

→ If all lines have valid bit set (=1), use a replacement policy.

Typically we do not read in a single byte!

We usually read / access 4 bytes at a time. (In a 32-bit system).

4 bytes => 1 word.

Distinction

IA32 (Instruction set)

1 byte = 1 byte.

1 word = 2 bytes (16 bits)

1 double word = 4 bytes (32 bits)

32-bit processor.

1 word = 32 bits (4 bytes).

Size of the cache

= S x E x B bytes.

(excluding the tag bits and the valid bit).

= 2 x 3 x 8 = 48 bytes //.

How to describe a cache?

$$(S, E, B, m)$$

$$(2, 3, 8, 6)$$

How many bits for the set?

$$s = \log_2(S)$$

$$b = \log_2(B)$$

$$t = m - (s + b)$$

$$= 6 - (1 + 3) = 2$$

Different Classes of cache

↓

based on the number of cache lines. // (E)

If E = 1 (Direct Mapped Cache)



(S, E, B, m)

Extra

m = 6



t S b.

E = 1

E = 100 => Bigger the E value, the fewer the misses you'll get.

But it makes no sense to have $E > 2^t$. Because you'll only be able to reference 2^t lines at max

$C = S \times E \times B$