Cache Organization

March 28, 2016 . Ganesh Kumar







CACHE







E *Lines* in **each** Set.

In this example, E=3

Set S-1

CACHE







(not including overhead such as tag and valid bits)



Set S-1

A Direct Mapped Cache Example

Description

(S, E, B, m) = (4, 1, 2, 4)

- → 4 sets
- → 1 line per set (Direct Mapped!)
- → 2 bytes per block
- \rightarrow 4-bit address space

Address Split

- \rightarrow s = 2 bits
- \rightarrow b = 1 bit
- → t = m (s + b) => 1 bit



	<u>.</u>	Address bits	5	
Address (decimal)	Tag bits $(t = 1)$	Index bits $(s=2)$	Offset bits $(b=1)$	Block number (decimal)
0	0	00	0	0
1	0	00	1	0
2	0	01	0	1
3	0	01	1	1
4	0	10	0	2
5	0	10	1	2
6	0	11	0	3
7	0	11	1	3
8	1	00	0	4
9	1	00	1	4
10	1	01	0	5
11	1	01	1	5
12	1	10	0	6
13	1	10	1	6
14	1	11	0	7
15	1	11	1	7

Figure 6.32 4-bit address space for example direct-mapped cache.

Points to Note

- \rightarrow Tag + Index bits together uniquely identify each block in memory.
- → 8 memory blocks but only 4 cache sets. Multiple blocks map to same cache set i.e. they have the same cache bit.
- → Blocks that map to the same set can be differentiated/identified by using the tag bits.







Set 0	
Set 1	
Set 2	
Set 3	











Read word at address 1000. Set 0 1 <mark>00</mark> 0 Set = 00 Tag = 1 Offset = 0Set 1 Cache miss! So load block that contains

this address 1000 onto cache.

And **replace** the existing line.

(Simple replacement policy!)

		Offset 0	Offset 1
Set 0	1 0	mem[0]	mem[1]
Set 1	0		
Set 2	1 1	mem[12]	mem[13]
Set 2		mem[12]	mem[13]
Set 2 Set 3			mem[13]

Read word at address 1000. $1 \quad 00 \quad 0$ Set = 00 Tag = 1 Offset = 0 Cache miss! So load block

And **replace** the existing line.

that contains this address

1000 onto

the cache.

Offset 0 Offset 1 Set 0 mem[8] mem[9] 1 1 Set 1 0 Set 2 mem[12] 1 mem[13] 1 Set 3 0



What happens if we try to read word at address 0000 again?

And after that, read 1000?

And so on?

Conflict misses.

(Because there is free space in the cache and yet we get misses)

		Offset 0	Offset 1
Set 0	1 1	mem[8]	mem[9]
Set 1	0		
Set 2		mem[12]	mem[13]
Set 2		mem[12]	mem[13]
Set 2		mem[12]	mem[13]
Set 2 Set 3		mem[12]	mem[13]

Any way we can avoid this?

More cache lines!

Set Associative Caches!

3/28

- Today
- -> Review.
- -> Direct Mapped Cache
 - Example

· Section 6.4

Main Memory.

· Midteams



Block S=3 E= Block Block How do we identify each of these blocks? StD Tag, bits. Block . valid Uniquely identify each line within a set





Tag bits at address Search for d 010101Set O 0 I E=2Some where in hare. set bits + tag bits they uniquely identify (tag bits identify a line within the within a set) may also be called INDEX bits.





To search for a value at a int, char memory location 0 1 0 1 0 0 \rightarrow set 0 line with tag bits 01 \rightarrow boking at the block offset 001 What if there is no line with tag bits 01? Cache miss !

Size of the cache = SXEXB bytes. (excluding the tag to valid bit (-) How to describe a cache $\left(\begin{array}{c} S, (E), B, m \right)$ $\Rightarrow s = \log_2(s)$ $\rightarrow b = \log_2(B)$ Beyond a threshold it does not make F = m - (s+b)any sense to increase E. Fig 6-28.

Direct Mapped Cache (E = 1) Set Associative Cache cache (E>1) Classifications Fully cache Associative

00 00

١ 000

16 addresses

