

# Virtual Memory

Adalbert **Gerald** Soosai Raj

Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Read Virtual Page #2

Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)

VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	0	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7

**Page Hit!**

- VP 2
- VP 3
- VP 4
- VP 6
- VP 7





Read Virtual Page #3

Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2		
3		
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7

**Page Fault!**

VP 2
VP 3
VP 4
VP 6
VP 7




# Page Fault Handler!

Page	VPN	
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 4

Virtual Memory (Disk)


VP 1
VP 2
<b>VP 3</b>
VP 4
VP 6
VP 7



# Replace 1 page from physical memory!

Page	VPN	
0		
1		
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Virtual Memory (Disk)





Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
<b>PP 3</b>	<b>VP 4</b>

Virtual Memory (Disk)

VP 1
VP 2
<b>VP 3</b>
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	
PP 2	
PP 3	VP 4

Virtual Memory (Disk)

VP 1
VP 2
<b>VP 3</b>
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	

Virtual Memory (Disk)

VP 1
VP 2
<b>VP 3</b>
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
<b>3</b>	<b>0</b>	
4	1	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	

Virtual Memory (Disk)

VP 1
VP 2
<b>VP 3</b>
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	0	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	0	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 3

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	0	
4	0	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 3

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7





Page Table (Memory Resident)


VPN	Valid	PPN / Disk Address
0	0	NULL
1	1	
2	1	
3	1	
4	0	
5	0	NULL
6	0	
7	1	

Physical Memory (DRAM)

PP 0	VP 1
PP 1	VP 2
PP 2	VP 7
PP 3	VP 3

Virtual Memory (Disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7



Page Table (Memory Resident)

Physical Memory (DRAM)


VPN	Valid	PPN / Disk Address
-----	-------	-----------------------

PP 0	VP 1
------	------

Re-execute the faulting instruction that caused the page fault!

6	0	
7	1	

VP 3
VP 4
VP 6
VP 7



# Thrashing

# Memory Protection

Page Table of Process i


VPN	VALID	SUP	READ	WRITE	ADDR
0	1	no	yes	no	PP 6
1	1	no	yes	yes	PP 2
2	1	yes	yes	yes	PP 10

Page Table of Process j

VPN	VALID	SUP	READ	WRITE	ADDR
0	1	no	yes	no	PP 9
1	1	yes	yes	yes	PP 6
2	1	no	yes	yes	PP 7

Physical Memory (DRAM)

PPN	Contents
0	
1	
2	VP 1
3	
4	
5	
6	Shared page
7	VP 3
8	
9	VP 1
10	VP 3



# Steps in Page Hit


CPU Chip

Processor


MMU

Cache/  
Memory

Disk



CPU Chip




Cache/  
Memory


Disk



CPU Chip



PTEA



Processor


VA

MMU


Cache/  
Memory

Disk


# PTEA = Page Table Entry Address



MMU uses Page Table Base Register (PTBR) to compute PTEA.



MMU uses Page Table Base Register (PTBR)  
to compute PTEA.



Page Table Base Register (PTBR) is a CPU  
register that stores the address of the Page Table!


CPU Chip



VA




PTEA



CPU Chip




VA




PTEA



PTE



CPU Chip



Processor

VA

MMU

PTEA

PTE

PA


Cache/  
Memory

Disk

CPU Chip




VA



PTEA

PTE

PA



Data



# Steps in Page Fault


CPU Chip

Processor


MMU

Cache/  
Memory

Disk



CPU Chip



Cache/  
Memory

Disk


CPU Chip




VA



PTEA





CPU Chip





PTEA

PTE























# VM with Caches

# Scenario #1

Page Table is in the Cache

Physical Address is in the Cache


CPU Chip

Processor




MMU

Cache

Physical  
Memory




CPU Chip





CPU Chip



Processor

VA

MMU

PTEA

Cache

Physical  
Memory

Page Table is in the Cache!

Processor


VA

MMU


PTEA

Cache


Physical  
Memory




Page Table is in the Cache!



Page Table is in the Cache!




Page Table is in the Cache!




Cache is physically addressed!

Page Table is in the Cache!



Physical  
Memory

Page Table is in the Cache!



Physical Address is in the Cache!

## Scenario #2

Page Table is in the Cache

Physical Address is NOT in the Cache




CPU Chip

Processor




MMU

Cache


Physical  
Memory



CPU Chip



CPU Chip



Processor

VA

MMU

PTEA

Cache

Physical  
Memory

Page Table is in the Cache!

Processor


VA

MMU


PTEA

Cache


Physical  
Memory




Page Table is in the Cache!



Page Table is in the Cache!




Page Table is in the Cache!



Physical Address is NOT in the Cache!


Page Table is in the Cache!



Physical Address is NOT in the Cache!




Page Table is in the Cache!



Physical Address is NOT in the Cache!

Page Table is in the Cache!



Physical Address is NOT in the Cache!

## Scenario #3

Page Table is NOT in the Cache

Physical Address is NOT in the Cache


CPU Chip

Processor




MMU

Cache


Physical  
Memory



CPU Chip



CPU Chip



Processor

VA


MMU

PTEA


Cache

Physical  
Memory

Page Table is NOT in the Cache!




Page Table is NOT in the Cache!







Page Table is NOT in the Cache!




Page Table is NOT in the Cache!



Page Table is NOT in the Cache!




Page Table is NOT in the Cache!




Physical Address is NOT in the Cache!

Page Table is NOT in the Cache!




Physical Address is NOT in the Cache!

Page Table is NOT in the Cache!



Physical Address is NOT in the Cache!

Page Table is NOT in the Cache!



Physical Address is NOT in the Cache!

# Translation Lookaside Buffer(TLB)



CPU Chip

Processor

MMU

Cache

Physical  
Memory

TLB




VPN	PPN
1	9
4	7
2	3

TLB Hit

# CPU Chip



VA



## TLB

VPN	PPN
1	9
4	7
2	3

# CPU Chip

Processor

VA

MMU

VPN 2


TLB

VPN	PPN
1	9
4	7
2	3

Cache

Physical Memory


# CPU Chip




VPN 2

TLB

VPN	PPN
1	9
4	7
2	3



Cache






Physical  
Memory



TLB Hit


# CPU Chip





CPU Chip



VA



PA



VPN 2

TLB

PTE

VPN	PPN
1	9
4	7
2	3



CPU Chip

Processor

VA

MMU

PA

Cache Hit

Cache

Physical  
Memory



VPN 2

TLB

PTE

VPN	PPN
1	9
4	7
2	3


TLB Hit






CPU Chip



Data



VA



PA



VPN 2

TLB

PTE

VPN	PPN
1	9
4	7
2	3






**TLB Miss**

# CPU Chip



VA



## TLB

VPN	PPN
1	9
4	7
2	3

CPU Chip

Processor

VA

MMU

VPN 3


TLB

VPN	PPN
1	9
4	7
2	3

Cache

Physical  
Memory

TLB Miss



# CPU Chip

Processor

VA

MMU

VPN 3

TLB

VPN	PPN
1	9
4	7
2	3

Cache

Physical Memory

CPU Chip

Processor

VA

MMU

PTEA

Cache

Physical  
Memory

VPN 3


TLB

VPN	PPN
1	9
4	7
2	3

CPU Chip





VA



PTEA

PTE



VPN 3

TLB

VPN	PPN
1	9
4	7
2	3

CPU Chip

Processor

VA

MMU

PTEA

Cache

PTE


VPN 3

TLB

VPN	PPN
1	9
4	7
2	3

PTE

Physical  
Memory





CPU Chip

Processor

VA

MMU

PTEA

Cache

PTE

Physical  
Memory

VPN 3

TLB

VPN	PPN
3	8
4	7
2	3

PTE

CPU Chip

Processor

VA

MMU

PTEA

PA

PTE

Cache


Physical  
Memory

VPN 3

TLB

VPN	PPN
3	8
4	7
2	3

PTE



CPU Chip

Processor

VA

MMU

PTEA

PA

PTE

Cache

Physical  
Memory


VPN 3

TLB

VPN	PPN
3	8
4	7
2	3

PTE

Cache Hit



CPU Chip

Data

Processor

VA

MMU

PTEA

PA

PTE

Cache

Physical  
Memory

VPN 3

TLB

PTE

VPN

PPN

3

8

4

7

2

3

**The devil is in the details!**

# Virtual Address

Virtual Page Number  
(VPN)

Virtual Page Offset  
(VPO)

# 4-bit Virtual Address

VPN (2 bits)

VPO (2 bits)

# 4-bit Virtual Address

VPN (2 bits)

VPO (2 bits)

Total Number of Virtual Pages = 4



# 4-bit Virtual Address

VPN (2 bits)

VPO (2 bits)

Virtual Page Size = 4 bytes

# Physical Address

Physical Page Number  
(PPN)

Physical Page Offset  
(PPO)

# 3-bit Physical Address

PPN (1 bit)

PPO (2 bits)

# 3-bit Physical Address

PPN (1 bit)

PPO (2 bits)

Total Number of Physical Pages = 2

# 3-bit Physical Address

PPN (1 bit)

PPO (2 bits)

Physical Page Size = 4 bytes

# Page Size



Virtual Page Size = Physical Page Size = 4 bytes

# Page Offset

VPN (2 bits)


VPO (2 bits)

PPN (1 bit)

PPO (2 bits)

Virtual Page Offset (VPO) = Physical Page Offset (PPO)

# Address Translation





# Virtual Address

Virtual Page Number  
(VPN)

Virtual Page Offset  
(VPO)

# Accessing the TLB

Virtual Page Number (VPN)

Virtual Page Offset (VPO)

# Accessing the TLB

Virtual Page Number (VPN)

Virtual Page Offset (VPO)

TLB Tag (TLBT)

TLB Set Index (TLBI)

# Accessing the TLB


TLB Tag  
(TLBT)

TLB Set Index  
(TLBI)

Virtual Page Offset  
(VPO)

# Accessing the TLB

Virtual Page Number (VPN)




# Physical Address

Physical Page Number  
(PPN)

Physical Page Offset  
(PPO)

# Accessing the Cache



# Accessing the Cache

Cache Tag (CT)


Cache Set Index (CI)

Cache Block Offset (CO)



# Accessing the Cache

Physical Address (PA)



# End-to-end Address Translation

1. The memory is byte addressable
2. Memory accesses are to **1-byte words** (not 4-byte words)
3. Virtual addresses are **14 bits wide** ( $n = 14$ )
4. Physical addresses are **12 bits wide** ( $m = 12$ )
5. The page size is **64 bytes** ( $P = 64$ )
6. The TLB is **4-way set associative** with 16 total entries
7. The L1 d-cache is physically addressed and direct mapped, with a 4-byte line size and 16 total sets.

**In-class Worksheet!**