

# Machine-Level Representation of Programs

\* Machine code vs <sup>①</sup> Assembly code.  
 binary (mostly) human readable 😊

\* Reverse engineering - find out how a compiler generated Assembly code from a C program.


\* Machine Languages - IA32 and X86-64.

IA32 - Intel Architecture 32-bit.  
 max addr range = 4GB.  
 32-bit data and addresses.

64 bit data & addr.  
 Theoretically  $2^{64}$  addresses can be accessed.  
 Practically around  $2^{48}$  bytes or  $2^8 \times 2^{40}$  bytes = 256 TB.

## \* Memory models

1. Flat memory model
2. Segmented memory model



used in 8086 and its extensions 80286.

Aside: PAE - Physical Address Extension  
 - Allows IA32 machines to have a addr space more than 4GB.  
 eg. Linux with IA32 + PAE - max of 64GB.

# Machine-Level Code

(2)

## ISA - Instruction Set Architecture.

### Processor Registers

1. Program Counter (PC)
2. Integer register file (8 named 32-bit registers)
3. Condition code registers.
4. Floating-point registers.

(\*) SHOW ASSEMBLY CODE EXAMPLES!

### \* Data Formats

C type	Intel data type	Assembly suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double Word	d	4
long int	"	d	4
long long int	—	—	4
char *	Double Word	d	4

# IA 32 Integer Registers 3

	31	15	8	7	0
%eax	%ax	%ah		%al	
%ecx	%cx	%ch		%cl	
%edx	%dx	%dh		%dl	
%ebx	%bx	%bh		%bl	
%esi			%si		
%edi			%di		
%esp			%sp		stack pointer
%ebp			%bp		Frame pointer.

## Operand Forms

Type	Form	Operand Value	Name
1. Immediate	$\$Imm$	$Imm$	Immediate
2. Register	$Ea$	$R[Ea]$	Register.
3. Memory	$Imm$	$M[Imm]$	Absolute.
4. Memory	$Imm (Eb, Ei, s)$	$M[Imm + R[Eb] + R[Ei] \cdot s]$	Scaled indexed.

# Data Movement Instructions (4)

1. **MOV S, D**       $D \leftarrow S$       "Move"

↓  
movb, movw, movl

2. **MOVS S, D**       $D \leftarrow \text{SignExtend}(S)$   
↓  
movsbw, movsbl, movswl      Move with sign extension.

3. **MOVZ S, D**       $D \leftarrow \text{ZeroExtend}(S)$   
↓  
movzbw, movzbl, movzwl      Move with zero extension.

4. **pushl S**       $R[\%esp] \leftarrow R[\%esp] - 4;$   
                          $M[R[\%esp]] \leftarrow S$

5. **popl D**       $D \leftarrow M[R[\%esp]];$   
                          $R[\%esp] \leftarrow R[\%esp] + 4;$

5 possible combinations <sup>(5)</sup> of source and dest. operands.

---

1. Immediate  $\rightarrow$  Register

`movl $0x4050, %eax`

2. Register  $\rightarrow$  Register

`movw %bp, %sp`

3. Memory  $\rightarrow$  Register

`movb (%edi, %ecx), %ah`

4. Immediate  $\rightarrow$  Memory

`movb $-17, (%esp)`

5. Register  $\rightarrow$  Memory

`movl %eax, -12(%ebp)`

---

\* Stack Operation

\* Data Movement Example

\* Arithmetic and Logical Operations.  $\otimes$

# Arithmetic and Logical Operations <sup>⑥</sup>

## 1. Load Effective Address

`leal S, D` → must be a register  $D \leftarrow \&S$

`%edx`  
`x`

eg. `leal 7(%edx, %edx, 4), %eax`

$$\Rightarrow \%eax = 7 + x + x \cdot 4 = 5x + 7.$$

→ @memory location. ( $M[S]$  is not computed!)

eg. 

```
struct Point
{
    int xcoord;
    int ycoord;
};
struct Point points[10];
```

① `int y = points[i].ycoord;`

`mov 4(%ebx, %eax, 8), %edx`  
→ loads `y` in `edx`.

base of array `points[]`  
index `i`  
ycoord is at offset 4 bytes in the struct.  
each Point is 8 bytes in size.

② `int *py = &points[i].ycoord`

`leal 4(%ebx, %eax, 8), %esi`  
loads address of `y` in `%esi`.

## 2. Unary Operations.

inc	D	$D \leftarrow D + 1$
dec	D	$D \leftarrow D - 1$
neg	D	$D \leftarrow -D$
not	D	$D \leftarrow \sim D$

negate complement

## 3. Binary Operations

add	S, D	$D \leftarrow D + S$
sub	S, D	$D \leftarrow D - S$
imul	S, D	$D \leftarrow D * S$
xor	S, D	$D \leftarrow D \wedge S$
or	S, D	$D \leftarrow D   S$
and	S, D	$D \leftarrow D \& S$

## 4. Shift Operations

sar	K, D	$D \leftarrow D \ll K$
shl	K, D	$D \leftarrow D \ll K$
sar	K, D	$D \leftarrow D \gg_A K$
shr	K, D	$D \leftarrow D \gg_L K$

} Left shift same.

Arithmetic Right shift.

Logical Right shift.

# Control

(8)

sequential code vs conditionals, loops, switches

## Condition Code Registers (1 bit)

1. CF - Carry Flag
2. ZF - Zero Flag
3. SF - Sign Flag
4. OF - Overflow Flag

$$t = a + b$$

$a, b, t \in \text{integers}$ .

CF: (unsigned)  $t < \text{(unsigned) } a$  - Unsigned overflow

ZF:  $(t == 0)$  - Zero

SF:  $(t < 0)$  - Negative

OF:  $(a < 0 == b < 0) \ \&\& \ (t < 0 \neq a < 0)$  - Signed overflow.

## Comparison and Test (sets condition codes w/o updating any other registers).

1. CMP S2, S1

↓  
cmpb, cmpw, cmpl

$(S1 - S2) \Rightarrow \text{condition}$



2. TEST  $S_2, S_1$  (9)  
 ↓  
 Condition =  $S_1 \& S_2$ .  
 testb, testw, testl

eg. testl %eax, %eax  
 Test to see if %eax is negative, positive, or zero.

Note: leal - does not alter any condition codes.  
 (∵ intended to be used in address computations)

\* Accessing the Condition Codes  
 SET instructions.

- 1. sete D  $D \leftarrow ZF$   
 (01)  
 setz
- 2. setne D  $D \leftarrow \sim ZF$   
 (01)  
 setnz
- 3. sets D  $D \leftarrow SF$
- 4. setns D  $D \leftarrow NSF$

See Fig 3.11 in CS: APP 2e for other SET instructions for signed and unsigned comparisons.

eg. setg, setge, setl, setle - signed comparisons  
 seta, setae, setb, setbe - unsigned comparisons.


eg.  $a < b$  10  $a, b$  are integers.  
 $a$  is in `%edx`,  $b$  is in `%eax`.

```

cmpl %eax, %edx
setl %al
movzbl %al, %eax

```

Compare  $a:b$   
 Set low order byte of `%eax` to 0 or 1.  
 Set remaining bytes of `%eax` to 0.



1. `cmpl %eax, %edx`

if  $(a-b) = 0$ ,  $ZF = 1$   
~~else if~~  $(a-b < 0)$ ,  $SF = 1$   
 else  $(a-b > 0)$ ,  $SF = 0$

overflow may or maynot have occurred.

2. if no overflow ( $OF=0$ ) / if overflow ( $OF=1$ )

`setl D`  $\Rightarrow D \leftarrow SF \wedge OF$

SF	OF	D
0	0	0
0	1	1
1	0	1
1	1	0

Less (signed  $<$ )

4 bits  
 $a = -8$     1000     $OF=1$   
 $b = 7$      0111     $SF=0$   
 $a-b =$      0001

eg.  $a = 3$     0011     $SF=1$   
 $b = 4$      0100     $OF=0$   
 $a-b =$      0111

In both these case  $a < b$ .