

Lecture - 27

Associative Caches

* Problem with direct mapped caches

"Conflict misses"


a, b - int arrays of size 4.

```
for (i=0; i< 8; i++)
    sum += a[i] * b[i];
```

y

Cache block size = 8 bytes

Cache size = 16 bytes



Elem.	Addr	Set index	directmapped cache
$x[0]$	0	0	block 0
$x[1]$	4	0	$x[4]$
$x[2]$	8	1	block 1
$x[3]$	12	1	$x[6]$
$y[0]$	16	0	block 2
$y[1]$	20	0	
$y[2]$	24	1	block 3
$y[3]$	28	1	

1. Read $a[0]$.

s_0	$a[0]$	$a[1]$
s_1		

8 bytes

s_0	$a[0]$	$a[1]$
	$b[0]$	$b[1]$

s_1	

2. Read $b[0]$

s_0	$b[0]$	$b[1]$
s_1		

3. Read $a[1]$

s_0	$a[0]$	$a[1]$
s_1		

4. Read $b[1]$

s_0	$b[0]$	$b[1]$
s_1		

\Rightarrow Trashing!




* Set Associative Caches

Each set holds more than one cache line.

$$1 < E < \frac{C}{B}$$

E-way set associative cache.

e.g. 2-way set associative cache.



(4)

1. Set selection - same as direct-mapped cache.
2. Line matching and word selection. ~~(X)~~
3. Line replacement on Misses.

Replacement policies


1. Random
2. Least Frequently used (LFU)
3. Least Recently Used (LRU).

* Fully Associative Caches

Only 1 Set!

$$E = \frac{C}{B}$$

So




$E = C/B$
lines
in the one
and only
set.

(5)

1. Set Selection

trivial \because only one set.

: no set index bits in the address



2. Line matching and word selection.

|||^r to set associative cache:

Fully associative caches \rightarrow appropriate for small caches

~~estink~~ \therefore tag matching in a large cache takes a long time





HW: Why the middle bits are used for set-index?
Why not the higher order bits?

(6)

Writes

Reads - straightforward.

cache miss? → read from the next lower level → store block in some cache line
↑
read w
↓
return w.




Writes

Write-through


- * more bus traffic
- * simple (no dirty bit)
- * writes block to level K+1 immediately

Write-back

- * less bus traffic
- * dirty bit needed.
- * writes block to level K+1 only when the block is modified



* Real Cache Hierarchy



Performance impact of cache parameters

1. miss rate = $\frac{\# \text{ misses}}{\# \text{ references}}$

2. hit rate = $1 - \text{miss rate}$.

3. hit time = time to deliver a word in the cache
to the CPU

$$= t_{\text{set selection}} + t_{\text{line identification}} \\ + t_{\cancel{\text{word identification}}}.$$

4. Miss penalty = any additional time required
because of a miss. (e.g. choosing a
victim for eviction)

e.g. penalty for L₁ misses served from:

1. L₂ \rightarrow 10 cycles

2. L₃ \rightarrow 40 cycles

3. L₄ \rightarrow 100 cycles.

Impact of cache size

(9)

large cache \Rightarrow high hit rate.
" \Rightarrow high hit time

\therefore Faster caches are usually smaller.

Impact of block size

larger blocks \Rightarrow increase hit rate
(for programs with good spatial locality).

" \Rightarrow decrease hit rate
(for programs with good temporal locality).

\therefore For a given cache size,
larger blocks \Rightarrow fewer cache lines.

larger blocks \Rightarrow negative impact on
miss penalty

\therefore larger blocks \Rightarrow larger transfer times.

Impact of Associativity (E)

larger E \Rightarrow increase hit rate
 \therefore conflict misses are reduced.

choice of E:

hit time vs miss penalty.

Intel i7


$L_1, L_2 \rightarrow E = 8$

$L_3 \rightarrow E = 16$

miss penalty increases

hit time

Impact of Write Strategy



use of write-back caches increases.

(\because transfer time increases).