

CS 354: Lecture 28 - Notes

0x00C

~~0xFF~~ 11 - - -

1. Suppose we have a system with the following properties:
 - a. The memory is byte addressable.
 - b. Memory accesses are to **1-byte words** (not to 4-byte words).
 - c. Addresses are **12 bits** wide.
 - d. The cache is **two-way set associative** ($E = 2$), with a **4-byte block size** ($B = 4$) and **four sets** ($S = 4$).

$S = 2 = 2^2$

$B = 4 = 2^2$

The contents of the cache are as follows, with all numbers given in hexadecimal notation.

$\Rightarrow s = 2$

$\Rightarrow b = 2$

Set index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
0	00	1	40	41	42	43
0	83	1	FE	97	CC	D0
1	00	1	44	45	46	47
1	83	1 0 X	0x	-	-	-
2	00	1	48	49	4A	4B
2	40	0	-	-	-	-
3	FF	1	9A	C0	03	FF
3	00	0	-	-	-	-

- A. The following figure shows the format of an address (one bit per box). Indicate (by labeling the diagram) the fields that would be used to determine the following:

CO - The cache block offset

CI - The cache set index


CT - The cache tag

11	10	9	8	7	6	5	4	3	2	1	0
								CI	CI	CO	CO

CT

0xFFC - F

Suppose a program running on the machine references the 1-byte word at address 0x831. Indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter "-" for "Cache byte returned."



Parameter	Value
Cache block offset (CO)	0x <u>01</u> OR <u>0x1</u>
Cache set index (CI)	0x <u>00</u> OR <u>0x0</u>
Cache tag (CT)	0x <u>83</u>
Cache hit? (Y / N)	<u>Y</u>
Cache byte returned	0x <u>97</u>


D. For each of the following memory accesses indicate if it will be a cache hit or miss when **carried out in sequence** as listed. Also give the value of a read if it can be inferred from the information in the cache.

0x831 (tag) → ~~0xFFC, 0xFFD, 0xFFE, 0xFFF~~

- 01.
- 10.
- 11.


Operation	Address	Hit / Miss	Read Value (or unknown)
Read	0x <u>834</u>	Miss	unknown.
<u>Write</u>	0x <u>836</u>	Hit	"
Read	0xFFD	Hit	0x <u>C0</u>

E. What are the different addresses that have their tag bits as 0xFF and that would map to set 3?



Lec - 28

Writes



1. Write through caches


high bus traffic.

eg. L1 (smaller caches)

2. Write back caches

Write to lower level only when the block is evicted.

* need dirty bit.





Writes

write - allocate


no-write allocate



written in the cache.




directly write in main memory.

Real Cache Hierarchy





Socket.



Cache params

1. miss rate = $\frac{\# \text{ misses}}{\# \text{ references}}$

2. hit rate = $1 - \text{miss rate}$

3. hit time = time to deliver a word in the cache to the CPU.

$$= t_{\text{set selection}} + t_{\text{line selection}} + t_{\text{word identification}}$$

4. miss penalty -