




CS 354 - Lecture 13

①





Direct Mapped Cache



cache warmed up.

block



Dynamic Memory Allocation

(2)

Caches

Locality

Temporal

Spatial

Organization

Direct Mapped Cache

$$E = 1$$



Set Associative Cache

Fully Associative Cache

Writes

S_0

S_3



Linking


Virtual Memory

Associative Caches 3

```
for(i=0; i<8; i++)
    sum += x[i] * y[i];
```

cache block size = 8 bytes
(B)

Cache size (C) = 16 bytes




Elem Addr Set index

Elem	Addr	Set index
x[0]	0	0
x[1]	4	0
x[2]	8	1
x[3]	12	1

block0

1. Read x[0] ~~x[0]~~ ~~x[1]~~
2. Read y[0] ~~y[0]~~ ~~y[1]~~
3. Read x[1] ~~x[0]~~ ~~x[1]~~

y[0]	16	0
y[1]	20	0
y[2]	24	1
y[3]	28	1




$C = 32$ bytes

$B = 8$ bytes

$E = 2$

cache lines

④



$$1 < E < \frac{C}{B}$$

E-way set associative cache

2-way " " "

1 byte memory addr.


- x_0 m
- y_0 m
- x_1 h
- y_1 h

$0x3A$

0011 | s

1010 | b = $0xA = 10$

- x_2 m
- y_2 m
- x_3 h
- y_3 h



$B = 16$ bytes

(5)

Assume $x_0 \dots x_7$
 $y_0 \dots y_7$

Read $x_4 \rightarrow$ $x_4 \ x_5$ \rightarrow set 0



Q: What to replace in set 0?

$x_0 \ x_1$ OR $y_0 \ y_1$

Cache Replacement Policies

1. Random

2. LRU - Least Recently Used.





↑
victim block

↓
needs an eviction.
victim = b_3 .

$b_0 \ b_0 \ b_0 \ b_0 \ b_0 \dots b_1 \ b_2 \ b_3 \ b_4 \ b_5$

Least
 3. ~~Most~~ frequently used. (MFU)



Fully-Associative Cache:

$$1 < E < \frac{C}{B}$$


$E = 1$ Direct Mapped

$E = \frac{C}{B}$ Fully associative


$C = 64$ bytes
 $B = 8$ bytes

$E = 64/8 = 8$ lines

So



(7)




Writes

	Before	After	
L ₁		b ₀	b ₀ '
L ₂		b ₀	b ₀ '
L ₃		b ₀	b ₀ '
MM	b ₀	b ₀	b ₀
HDD			b ₀

Write b₀

t



8

Writes

cache

MM bb

write allocate

Load block in cache
and writes in cache

write back



no-write allocate

write happens directly in
main memory

write through caches.

Core 0

Core 3



...

L3 Cache

Cache-Friendly

(9)


1. miss rate = $\frac{\# \text{ misses}}{\# \text{ references}}$

2. hit rate = $1 - \text{miss rate}$.

3. hit time - time to deliver a word in the cache to the CPU.

$$= t_{\text{set selection}} + t_{\text{line iden.}} + t_{\text{word iden.}}$$

4. miss penalty



transpose


$$M = \begin{matrix} \text{src} & & (10) \\ \begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix} & & \end{matrix} \quad M^T = \begin{matrix} \text{dst} \\ \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} \end{matrix}$$

```

for (i=0; i<2; i++) {
    for (j=0; j<2; j++) {
        dst[i][j] = src[i][j];
    }
}


```

- src starts at 0. dest at addr 16.
- cache-direct mapped, write through, write-allocate.
- with a block size of 8 bytes.



0	m	m
1	m	m


0	m	m
1	m	m






(11)

src	t	s	b
0:	0 0 0 0	0 0 0 0	
7:	0 0 0 0	0 1 1 1	
8:	0 0 0 0	1 0 0 0	
16:	0 0 0 1	0 0 0 0	
24:	0 0 0 1	1 0 0 0	

Linking





> /P

ELF - Executable & Linkable Format

ELF Header

- text (code)
- data initialized globals
- bss uninitialized globals
- symtab symbol table
- rel. text } relocation info
- rel. data }
- ...

14

Linking

Static

libe.a

Dynamic

libe.so

shared object

DLLs

Dynamic Link Libraries

main.c

```

printf()
scanf()
atoi()

```

> ld

main.o

~~printf.o~~

~~atoi.o~~

> ld

main.o

libe.o

archive

libe.a

printf.o

scanf.o

object modules

libe.o

printf.o

...

...

100 do.o

> ld

main.o

/usr/lib/libe.a

exec

```

main:
printf:
scanf:
atoi:

```

Dynamic Linking

15

libc.so

printf

scanf

atoi



p1

p2

p3

Dynamic Linker

main()



CS 354: Intro to Computer Systems (Spring 2018)

Lecture 13 - Set Associative Caches

$$C = S \times E \times B$$

$$= 8 \times 4 \times 2 = 64 \text{ bytes}$$

The following problem concerns basic cache lookups.

$$E = 4$$

$$S = 8$$

- The memory is byte addressable.
- Memory accesses are to 1-byte words (not 4-byte words).
- Physical addresses are 12 bits wide.
- The cache is 4-way set associative, with a 2-byte block size and 32 total lines.


In the following tables, all numbers are given in hexadecimal. The contents of the cache are as follows:

4-way Set Associative Cache																
Index	Tag	Valid	Byte 0	Byte 1	Tag	Valid	Byte 0	Byte 1	Tag	Valid	Byte 0	Byte 1	Tag	Valid	Byte 0	Byte 1
0	29	0	34	29	87	0	39	AE	7D	1	68	F2	8B	1	64	38
1	F3	1	0D	8F	3D	1	0C	3A	4A	1	A4	DB	D9	1	A5	3C
2	A7	1	E2	04	AB	1	D2	04	E3	0	3C	A4	01	0	EE	05
3	3B	0	AC	1F	E0	0	B5	70	3B	1	66	95	37	1	49	F3
4	80	1	60	35	2B	0	19	57	49	1	8D	0E	00	0	70	AB
5	EA	1	B4	17	CC	1	67	DB	8A	0	DE	AA	18	1	2C	D3
6	1C	0	3F	A4	01	0	3A	C1	F0	0	20	13	7F	1	DF	05
7	0F	0	00	FF	AF	1	B1	5F	99	0	AC	96	3A	1	22	79

Part 1

The box below shows the format of a physical address. Indicate (by labeling the diagram) the fields that would be used to determine the following:

- CO The block offset within the cache line
- CI The cache index
- CT The cache tag



Part 3 1111 0/1

OXAFE, OXAFF

tag

OX3AE, OX3AF


Part 2

For the given physical address, indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs.

If there is a cache miss, enter "-" for "Cache Byte returned".

Physical address: 0x3B6

Physical address format (one bit per box)



Physical memory reference B

Parameter	Value
Cache Offset (CO)	0x0
Cache Index (CI)	0x3
Cache Tag (CT)	0x3B
Cache Hit? (Y/N)	Y
Cache Byte returned	0x66

Part 3

In the 4-way Set Associative Cache given above, list all the hex memory addresses that will hit in Set 7.