S Sets

Set 0

Set 1

CACHE

Set S-1
In this example, $E=3$
Each Block holds $B$ bytes.
Size of the Cache = \(S \times E \times B\) bytes

(not including overhead such as tag and valid bits)
A Direct Mapped Cache Example
Description

(S, E, B, m) = (4, 1, 2, 4)

➔ 4 sets
➔ 1 line per set (Direct Mapped!)
➔ 2 bytes per block
➔ 4-bit address space

Address Split

➔ s = 2 bits
➔ b = 1 bit
➔ t = m - (s + b) => 1 bit
<table>
<thead>
<tr>
<th>Address (decimal)</th>
<th>Tag bits ($t = 1$)</th>
<th>Index bits ($s = 2$)</th>
<th>Offset bits ($b = 1$)</th>
<th>Block number (decimal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>01</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>10</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>11</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>00</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>00</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>01</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>10</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>10</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>11</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>11</td>
<td>1</td>
<td>7</td>
</tr>
</tbody>
</table>

Figure 6.32  4-bit address space for example direct-mapped cache.
Points to Note

➔ Tag + Index bits together uniquely identify each block in memory.
➔ 8 memory blocks but only 4 cache sets. Multiple blocks map to same cache set i.e. they have the same cache bit.
➔ Blocks that map to the same set can be differentiated/identified by using the tag bits.
Initial State of the cache

Set 0

0  tag  Offset 0  Offset 1

Set 1

0

Set 2

0

Set 3

0
Read word (in this case, a byte) at address 0000.

Set = 00
Read word (in this case, a byte) at address 0000.

0 00 0
Set = 00

Valid bit is 0!
Cache miss!

Fetch block 0 from memory
Read word (in this case, a byte) at address 0000.

0 00 0
Set = 00

Valid bit is 0!
Cache miss!

Fetch block 0 from memory
Read word at address 0001.

Set = 00
Tag = 0
Offset = 1

Cache hit!
Read word at address 1101.

Set 0

\[
\begin{array}{cc}
1 & 0 \\
\end{array}
\]

\[
\begin{array}{cc}
\text{mem}[0] & \text{mem}[1] \\
\end{array}
\]

Set 1

\[
\begin{array}{cc}
0 & \\
\end{array}
\]

Cache line in set 2 is not valid.

Cache miss!!

Set 2

\[
\begin{array}{cc}
0 & \\
\end{array}
\]

Set 3

\[
\begin{array}{cc}
0 & \\
\end{array}
\]
Read word at address 1101.

1 10 1
Set = 10
Tag = 1
Offset = 1

Cache line in set 2 is not valid.

Cache miss!!

So load that block into set 2
Read word at address 1000.

1 00 0
Set = 00
Tag = 1
Offset = 0

Cache line in set 0 is valid!

But tag bit does not match.

Cache miss!
Read word at address 1000.

Set = 00
Tag = 1
Offset = 0

Cache miss!

So load block that contains this address 1000 onto cache.

And replace the existing line.

(Simple replacement policy!)
Read word at address 1000.

1 00 0
Set = 00
Tag = 1
Offset = 0

Cache miss!

So load block that contains this address 1000 onto the cache.

And replace the existing line.

<table>
<thead>
<tr>
<th>Set 0</th>
<th>Offset 0</th>
<th>Offset 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1</td>
<td>mem[8]</td>
<td>mem[9]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Set 1</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Set 2</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1</td>
<td>mem[12]</td>
<td>mem[13]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Set 3</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
What happens if we try to read word at address 0000 again?
What happens if we try to read word at address 0000 again?

And after that, read 1000?

And so on?

Conflict misses.

(Because there is free space in the cache and yet we get misses)
Any way we can avoid this?
More cache lines!

Set Associative Caches!
Today

→ Review.

→ Direct Mapped Cache

Example

Cache

Main Memory
How do we identify each of these blocks?

Set 0

Tag bits

Valid bit

Uniquely identify each line within a set
Example.

6-bit address space

Split this address (Arbitrary)

Tag bits
\( t = 2 \)

Block offset bits
\( b = 3 \)

\[ S = \text{set bit(s)} \]

\[ s = 1 \]

Number of sets = \( 2^s = 2 \) sets

Cache

set 0

set 1
Data item at address 100110

Which set? set 0!
Tag bits

Search for d at address 01 0 101

Set 0

\[ E = 2 \]

Somewhere in here

\[
\text{set bits} + \text{tag bits} \\
\downarrow \\
\text{they uniquely identify a line within the cache!}
\]

(tag bits identify a line uniquely within a set)

May also be called INDEX bits.
Block offset

\[ b = 3 \text{ bits} \]

Size of the block \( B = 2^b = 8 \text{ bytes} \)

\[
\begin{array}{c}
\text{byte} \\
\hline
i_4 \\
i_3 \\
i_2 \\
i_1 \\
\hline
\end{array}
\]

\[
\begin{array}{c}
0101111 \\
0101100 \\
0101011 \\
0100110 \\
0100100 \\
0100010 \\
0100001 \\
0011111 \\
\end{array}
\]
d is at address 010100

Set 0

Say we have an integer i at 010000

Read 4 bytes starting at offset 000
To search for a value at a memory location 0101000,

- set 0

- line with tag bits 01

- looking at the block offset 001

What if there is no line with tag bits 01?

Cache miss!
How do we handle it?

→ Read the relevant data block from main memory.
and replace an existing line!

Simple.

→ choose any line with valid bit off (=0), & replace it.

Not so simple

→ All lines have valid bits set (=1)

Cache replacement policy
which line/block to replace?
Size of the cache

\[ = S \times E \times B \text{ bytes.} \]
(excluding the tag & valid bit\(^1\))

How to describe a cache

\[ (S, E, B, m) \]

\[ s = \log_2 (S) \]
\[ b = \log_2 (B) \]
\[ t = m - (s + b) \]

Beyond a threshold, it does not make any sense to increase \(E\).

Fig 6-28
Cache Classifications

Direct Mapped Cache \((E = 1)\)

Set Associative Cache \((E > 1)\)

Fully Associative Cache
16 addresses