

# Lecture - 5

## 1. Paging.

- Issues

Speed


Space.

## 2. TLBs.

3.


V.A.S. = 64 bytes =  $2^6$  bytes  
 page size = 16 bytes =  $2^4$  bytes

### Paging



PPN

Physical memory  
 128 bytes



# Page Table

0	1	5
1	1	7
2	0	4
3	1	2

} PTEs

size(1 PTE) = 2 bytes.

~~1000~~

PTBR

1000

VPN  
01

V.A.  
1011 = 27  
8 4 2 1

111 | 1011  
-----  
PFN | offset

- PA of

$$PTE_{Addr} = PTBR + VPN * size(PTE)$$

e.g., 1002 = 1000 + 1 \* 2

## Context Switch

B's PT

↓

2000

PTBR  
1000  
2000

0x20: MOV 0x100, %eax

1. PTE of code containing 0x20.
2. PA of 0x20.
3. PTE for data u 0x100
4. PA of 0x100.

# Memory Access

V.A.

1. Extract the VPN from V.A.

2.  $PTE_{Addr} = PTBR + VPN * size\ of\ (PTE)$

3. PTE ← ~~PA~~ <sup>MemAccess</sup> (PTE<sub>Addr</sub>) ~~EXPENSIVE~~

4. Extract the PFN from PTE.



5.

$$PA = PFN + offset$$


6. Reg ← MemAccess (PA) ~~EXPENSIVE~~

TLB  
Translation Lookaside Buffer

HW

valid	VPNs	PFNs
①	0.	5
→ 0	①	7
①	3.	2

Cache Address Translation Cache  
16, 32, 64, ... 512.



# Memory Access (w/ TLBs) <sup>HW managed TLB</sup> Given: V.A.

1. Extract the VPN from V.A.
2. check TLB: a) if VPN is present  
"TLB Hit"

$$PA = PFN + \text{offset}$$

Access Memory (PA).

3. b) if VPN is NOT present.  
"TLB Miss"

$$\text{PTE Addr} = \text{PTBR} + \text{VPN} \times \text{sizeof(PTE)}$$

- Get the PTE. and update  
the TLB with the translation

VPN  $\rightarrow$  PFN

- retry the instruction.

# Mem. Access in a SW (OS) managed TLB

1. same

2. same

3. TLB Miss  $\Rightarrow$  TLB Miss Exception

trap

OS

1. run a TLB miss exception handler.



2. check PT for PTE.

3. if valid, prot are OK:

- extract the PFN from the PTE

- update the TLB with this translation  
instructions  $\rightarrow$  privileged instr.

- return from trap (iret)



## Context Switch

$P_1 \rightarrow P_2$

### 1. Flush

set valid bits = 0.

2. ASID  
(inr to pid)

## TLB


V	VPN	PFN
<del>1</del> 0	3	7
<del>1</del> 0	1	2
<del>1</del> 0	2	1
<del>1</del> 0	0	0



V	VPN	PFN
1	2	7
1	3	8
0	—	—
0	—	—

# TLB

	V	VPN	PFN	ASID
→	1	3	7	1
	1	5	8	1
	1	3	9	2
→	1	5	7	2



COW - Copy On Write


V.A.S. = ~~82 GB~~  
4 GB

32-bit machine

Page Size = 4 KB


----- 0  
 31  
 $2^{32}$  bytes =  $2^2 \times 2^{30}$  bytes  
 = 4 GB

Simple Linear PT



# of VPs =  $\frac{4GB(2^{30})}{4KB(2^{10})} = \underline{1MB}$

= 1024 x 1024 VPs  
 ≈ 1 million VPs



1 PTE = 4 bytes  
 4 bytes

1 PT = 4 x 1 MB  
 = 4 MB

100 procs.  
 = 400 MB


1000 procs.  
 = 4 GB



# 1. Larger Pages




page size = 4 KB  $\rightarrow$  16 KB

$$\# \text{ PTEs} = \frac{4 \text{ GB}}{16 \text{ KB}} = \frac{2^{20}}{4} = \underline{\underline{2^{18}}} = \underline{\underline{256 \text{ KB}}}$$



internal fragmentation


# 2. Segmentation + Paging




V.A.S = 1KB =  $2^{10}$  bytes

page size = 16 bytes =  $2^4$  bytes

size (PTE) = 2 bytes



stack	11
heap	01
code	00



valid VPs = 0, 16, 63

# of VPs in code seg.  
 $\frac{256}{16} = \frac{2^8}{2^4} = 2^4 = 16$




PTBR.



Base	Bounds	Seg
0x1000	<del>X</del> 3	code
0x2000	<del>X</del> 2	heap
0x3000	<del>X</del> 4	stack.

code heap stack

VP.s valid = 0, 1, 2, 16, 17, 63, 62, 61, 60

code heap stack





# Page Directory

V.P.S = ~~0, 1, 2, 3, 4, 5, 6, 7, 8, 16, 63~~  
 = 0, 1, 8, 9, 10, 63  
 Valid VPs.




PDBR

page dir


0	1	701
1	1	601
2	0	
...	0	
...	0	
7	1	708

⇒ PDE


Size (PDE) = 2 bytes




NOT ALLOCATED.




VAS: 1KB





V.A.S



$$V.A.S = 1KB$$

$$\underline{\text{page size}} = 16 \text{ bytes}$$

$$\underline{\text{size(PTE)}} = 2 \text{ bytes}$$

$$\text{Phy. addr} = 4KB.$$

$$\# \text{ VPs} = \frac{1KB}{16 \text{ bytes}}$$

$$= \frac{2^{10}}{2^4} = 2^6$$



$$= \underline{\underline{64}}$$

$$V.A.S = \cancel{1KB} \quad \underline{8KB} = 2^{13} \text{ bytes}$$


$$P.A.S = \underline{\underline{4KB}}$$

$$\text{page size} = \underline{\underline{16 \text{ bytes}}}$$

$$\text{size(PTE)} = \text{size(PDE)} = 2 \text{ bytes.}$$



$$\underline{\underline{64 \text{ PTEs}}} \times \frac{16}{2} = 2^6 \times \frac{2^4}{2} = \frac{2^{10}}{2^1} \text{ bytes}$$



$$\frac{64 \text{ PTEs}}{8 \text{ PTEs}} = \underline{\underline{8 \text{ pages}}}$$

↓  
8 PTs