

Paging : Faster Translations

CPU

Context Switch

1. flush.
2. ASID

TLB

16, 32, 64,
128, 256

V	VPN	PFN	ASID
1	2	5	1
1	0	1	1
1	1	4	2
1	3	7	2

pid


Address Translation
Cache

TLB Hit.

Memory

H/W: steps on each mem. ref. (WITHOUT TLB).

1. extract VPN from the V.A.



2. Get the PTE from the PT.

$$\text{PTEAddr} = \underline{\text{PTBR}} + \underline{\text{VPN}} \times \text{sizeof(PTE)}$$

3.

~~Access~~ Access Memory (PTE) EXPENSIVE

4. Get the PFN from PTE.

5. ~~Can~~ Form the PA = PFN + offset.

6. Reg $\leftarrow$ Access Memory (PA)

H/W: on each mem. ref w/ TLB

1. extract VPN from the V.A.
2. Lookup TLB to see if the entry for VPN is present in the TLB.
3. if yes [TLB Hit]
 - get the PFN from the TLB.
 - form the PA.
 - Access Memory (PA)
4. if no [TLB Miss]

- get the PTE from the PT.
 - Memory Access
 - updated the TLB with the PTE.
 - retry the instr. again!

~~int num = X;~~ mov 80, %eax.

H/W

OS-managed TLB

OS

1. same
2. same
3. same

4. if no [TLB Miss]
raise (TLB Miss Exception)


TRAP

1. runs the TLB Miss exception handler

2. - get PTE from PT.

- updates the TLB w/ this translation. using special instr. privileged instr.

- retrieves the current instruction



int array [10];
 ↳ 4 bytes

TLB

PT

VPN	PFN
0	3
1	2
2	1
3	7

VPN	PFN
1	2
2	1
3	7

m h h h m h h h m h

hit rate = 70%

PI

0x100:

read()

0x104:

TRAP



retry

0x100

X = 100

0x104:

TLB Miss
TRAP



O.S

X → VPO

TLB	
VPN	PFN
0	7