Energy-Effectiveness of Pre-execution and Energy-Aware P-Thread Selection

Vlad Petric, Amir Roth

University of Pennsylvania



Pre-Execution

What it is: a performance technique What it does: hides microarch latencies

• Cache misses (branch mispredictions too)

How: p-threads (pre-execution "helper" threads)

- Statically isolate slices leading to cache misses
- Dynamically spawn copies in parallel with main thread
 Performance-redundancy trade-off



Pre-Execution

What it is: a performance technique What it does: hides microarch latencies

• Cache misses (branch mispredictions too)

How: p-threads (pre-execution "helper" threads)

- Statically isolate slices leading to cache misses
- Dynamically spawn copies in parallel with main thread
 Performance-redundancy trade-off

Previously: performance considerations only

• **PTHSEL**: automated P-THread SELection framework



Pre-Execution

What it is: a performance technique What it does: hides microarch latencies

• Cache misses (branch mispredictions too)

How: p-threads (pre-execution "helper" threads)

- Statically isolate slices leading to cache misses
- Dynamically spawn copies in parallel with main thread
 Performance-redundancy trade-off

Previously: performance considerations only

• **PTHSEL**: automated P-THread SELection framework

This work: redundancy = energy

• **PTHSEL**+*E*: manipulate performance/energy trade-off



Outline

Pre-Execution / DDMT primer

Performance and energy evaluation

PTHSEL: performance-only p-thread selection (review)

PTHSEL_{+E}: energy-aware p-thread selection

- An explicit energy model
- A better latency reduction model

Performance and energy re-evaluation



DDMT

DDMT (Data-Driven Multi-Threading)

- One implementation of pre-execution
- 1. P-threads derived from actual program
- 2. Control-less: all p-thread instances identical
- 3. Chain-less: number of spawns under tight control



DDMT

DDMT (Data-Driven Multi-Threading)

- One implementation of pre-execution
- 1. P-threads derived from actual program
- 2. Control-less: all p-thread instances identical
- 3. Chain-less: number of spawns under tight control
- 2+3. Aggregate p-thread behavior easy to analyze




DDMT

DDMT (Data-Driven Multi-Threading)

- One implementation of pre-execution
- 1. P-threads derived from actual program
- 2. Control-less: all p-thread instances identical
- 3. Chain-less: number of spawns under tight control
- 2+3. Aggregate p-thread behavior easy to analyze
- 1+2+3. **PTHSEL**: automated p-thread selection framework





```
if (xn[i].cover == PART)
                                  70 times
      id = xn[i].id;
   else
      id = xn[i].g_id;
                                 30 times
                                 50 misses
   receipts += rx[id].price;
 }
Problem load: 100 executions, 50 misses
Address-predicting this load is hard
```



Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Execution:

```
id = xn[i].id;
receipts += rx[id].price;
. . .
i++;
id = xn[i].id;
receipts += rx[id].price;
. . .
i++;
id = xn[i].q_id;
receipts += rx[id].price;
. . .
i++;
```

id = xn[i].id; receipts += rx[id].price;



Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Execution:

```
id = xn[i].id;
receipts += rx[id].price;
...
i++;
id = xn[i].id;
receipts += rx[id].price;
...
i++;
id = xn[i].g_id;
receipts += rx[id].price;
```

•••

i++;

id = xn[i].id;



Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Execution:

```
id = xn[i].id;
receipts += rx[id].price;
...
i++;
id = xn[i].id;
receipts += rx[id].price;
```

```
i++;
```

. . .

```
id = xn[i].g_id;
receipts += rx[id].price;
```

···· i++;

id = xn[i].id;



Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Execution:

```
id = xn[i].id;
receipts += rx[id].price;
...
i++;
```

```
id = xn[i].id;
receipts += rx[id].price;
```

```
i++;
```

. . .

```
id = xn[i].g_id;
receipts += rx[id].price;
```

···· i++;

id = xn[i].id;



Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Execution:

id = xn[i].id; receipts += rx[id].price;

i++;

```
id = xn[i].id;
receipts += rx[id].price;
```

i++;


. . .

id = xn[i].g_id; receipts += rx[id].price;

···· i++;

id = xn[i].id;







Static code:

```
for (i = 0; i < 100; i++) {
    if (xn[i].cover == PART)
        id = xn[i].id;
    else
        id = xn[i].g_id;
    receipts += rx[id].price;
    ...
}</pre>
```

Static p-thread:

```
i++;
i++;
i++;
id = xn[i].id;
prefetch &rx[id].price;
```

Execution:

id = xn[i].id; receipts += rx[id].price;

i++;

```
id = xn[i].id;
receipts += rx[id].price;
```

i++;

. . .

id = xn[i].g_id; receipts += rx[id].price;

···· i++;

id = xn[i].id;



Main-thread execution:

P-thread execution:

```
id = xn[i].id;
receipts += rx[id].price;
...
```

i++;



Main-thread execution:

i++;-----

P-thread execution:

id = xn[i].id; receipts += rx[id].price; ... spawn



Main-thread execution: id = xn[i].id; receipts += rx[id].price; ... spawn i++; id = xn[i].id; receipts += rx[id].price; ... id = xn[i].id; receipts += rx[id].price; ... id = xn[i].id; prefetch &rx[id].price;



Main-thread execution:

P-thread execution:

```
id = xn[i].id;
receipts += rx[id].price;
. . .
                 spawn
i++;-----
id = xn[i].id;
                                   i++;
receipts += rx[id].price;
                                  i++;
                                  id = xn[i].id;
. . .
                                  prefetch &rx[id].price;
i++;
id = xn[i].g_id;
receipts += rx[id].price;
. . .
i++;
id = xn[i].id;
receipts += rx[id].price;
```



Main-thread execution: P-thread execution: id = xn[i].id;receipts += rx[id].price; . . . spawn i++;--id = xn[i].id;i++; receipts += rx[id].price; i++; id = xn[i].id;. . . prefetch &rx[id].price; i++; $id = xn[i].g_id;$ receipts += rx[id].price; . . . miss latency i++; id = xn[i].id;receipts += rx[id].price;



Main-thread execution: P-thread execution: id = xn[i].id;receipts += rx[id].price; . . . spawn i++;----id = xn[i].id;i++; receipts += rx[id].price; i++; id = xn[i].id;. . . i++;--- spawn prefetch &rx[id].price; $id = xn[i].g_id;$ receipts += rx[id].price; i++;---spawn id = xn[i].id;receipts += rx[id].price;



Performance/Energy Evaluation

Performance: SimpleScalar Alpha++

- 6-way superscalar out-of-order, 8-threads
- 32KB I/D\$, 512KB L2, 200-cycle memory latency
- Critical path post-mortem based on Fields et al.

Energy: Wattch/CACTI++

- 180nm, 2GHz, 1.5V, aggressive clock-gating
- 5% of max energy saved in "sleep mode"
 - e.g. Pentium 4 Mobile


Benchmarks: SPECint2000

• Only subset that has L2 misses



Performance

lower is better




Execution latency reduced 14%

- + Memory latency: reduced 20%
- Fetch bandwidth: increased 8% (much more for bzip2, mcf)



Energy

again, lower is better




Energy increased $12\% \rightarrow$ Energy-delay reduced 2%

- Dynamic p-thread energy



Energy

again, lower is better



Energy increased $12\% \rightarrow$ Energy-delay reduced 2%


Dynamic p-thread energy

"Energy-negative", "ED-neutral" ...



Energy

again, lower is better



Energy increased $12\% \rightarrow$ Energy-delay reduced 2%

Dynamic p-thread energy

"Energy-negative", "ED-neutral" ... we can do better



Outline

Pre-Execution / DDMT primer

Performance and energy evaluation


PTHSEL: performance-only p-thread selection (review)

PTHSEL_{+E}: energy-aware p-thread selection

- An explicit energy model
- A better latency reduction model

Performance and energy re-evaluation






Slice tree

- All possible static p-threads
- Node \rightarrow spawn-point
- Path to root \rightarrow p-thread body






Slice tree

- All possible static p-threads
- Node \rightarrow spawn-point
- Path to root → p-thread body

```
İ++
```

```
i++
i++
id=xn[i].id
prefetch &rx[id]
```






P-thread generation: easy

- P-thread selection: hard
- Short p-threads
 - + Lower overhead
 - Lower latency tolerance





P-thread generation: easy

P-thread selection: hard


Short p-threads

- + Lower overhead
- Lower latency tolerance

Long p-threads

- Higher overhead
- + Higher latency tolerance





P-thread generation: easy

P-thread selection: hard

Short p-threads

+ Lower overhead

Lower latency tolerance


Long p-threads

- Higher overhead
- + Higher latency tolerance

PTHSEL finds the sweetspot... quantitatively



PTHSEL Latency Model




Benefit: miss latency reduction

- LBENEFIT(p) = MISSES(p) × LRED-MISS(p)
 - LRED-MISS(p): dataflow height calculation



PTHSEL Latency Model



Benefit: miss latency reduction


- LBENEFIT(p) = MISSES(p) × LRED-MISS(p)
 - LRED-MISS(p): dataflow height calculation

Cost: fetch bandwidth contention

- $LCOST(p) = SPAWNS(p) \times SIZE(p) \times DISCOUNT$
 - *SPAWNS(p)* ≥ *MISSES(p)*: both from profile
 - *DISCOUNT*: unused bandwidth is "free"



PTHSEL Latency Model



Benefit: miss latency reduction

- LBENEFIT(p) = MISSES(p) × LRED-MISS(p)
 - LRED-MISS(p): dataflow height calculation

Cost: fetch bandwidth contention


- $LCOST(p) = SPAWNS(p) \times SIZE(p) \times DISCOUNT$
 - *SPAWNS(p)* ≥ *MISSES(p)*: both from profile
 - DISCOUNT: unused bandwidth is "free"

Advantage: benefit - cost

• LADV(p) = LBENEFIT(p) - LCOST(p)



PTHSEL Latency Model



Benefit: miss latency reduction

- LBENEFIT(p) = MISSES(p) × LRED-MISS(p)
 - LRED-MISS(p): dataflow height calculation

Cost: fetch bandwidth contention

- $LCOST(p) = SPAWNS(p) \times SIZE(p) \times DISCOUNT$
 - *SPAWNS(p)* ≥ *MISSES(p)*: both from profile
 - DISCOUNT: unused bandwidth is "free"

Advantage: benefit - cost

• LADV(p) = LBENEFIT(p) - LCOST(p)

Sweetspot? as p-threads get longer...

• Some things get better, others get worse



From PTHSEL to PTHSEL_{+E}

PTHSEL: p-threads target latency reduction



From PTHSEL to PTHSEL_{+E}

PTHSEL: p-threads target latency reduction

PTHSEL_{+E}: p-threads target energy reduction

- Or any latency/energy combination (e.g., ED, ED²)
- New benefit/cost functions, e.g., *EADV(p)*
 - Explicit energy model
 - Better latency model



Energy cost: dynamic p-thread energy consumption

- $ECOST(p) = SPAWNS(p) \times SIZE(p) \times E_{insn}$
 - $E_{insn} = E_{I\$} + E_{rename} + ...$ (see paper)
 - No **DISCOUNT**: energy is never "free"



Energy cost: dynamic p-thread energy consumption

- $ECOST(p) = SPAWNS(p) \times SIZE(p) \times E_{insn}$
 - $E_{insn} = E_{I\$} + E_{rename} + ...$ (see paper)
 - No **DISCOUNT**: energy is never "free"

Energy benefit: truly idle \rightarrow "sleep mode"

- $EBENEFIT(p) = LADV(p) \times E_{idle}$
 - *E_{idle}*: per-cycle energy saved by "sleeping"



Energy cost: dynamic p-thread energy consumption

- $ECOST(p) = SPAWNS(p) \times SIZE(p) \times E_{insn}$
 - $E_{insn} = E_{I\$} + E_{rename} + ...$ (see paper)
 - No **DISCOUNT**: energy is never "free"

Energy benefit: truly idle \rightarrow "sleep mode"

- $EBENEFIT(p) = LADV(p) \times E_{idle}$
 - *E_{idle}*: per-cycle energy saved by "sleeping"

Energy advantage

• EADV(p) = EBENEFIT(p) - ECOST(p)



Energy cost: dynamic p-thread energy consumption

- $ECOST(p) = SPAWNS(p) \times SIZE(p) \times E_{insn}$
 - $E_{insn} = E_{I\$} + E_{rename} + ...$ (see paper)
 - No **DISCOUNT**: energy is never "free"

Energy benefit: truly idle \rightarrow "sleep mode"

- $EBENEFIT(p) = LADV(p) \times E_{idle}$
 - *E_{idle}*: per-cycle energy saved by "sleeping"

Energy advantage

• EADV(p) = EBENEFIT(p) - ECOST(p)

Energy constants: *Einsn*, *Eidle*


• Reverse engineered or OEM supplied



A Better Latency Model

EADV(p) builds on *LADV(p)*

- But LADV(p) not accurate enough to build on
- Proof? slowdown in *mcf*






A Better Latency Model

EADV(p) builds on *LADV(p)*

- But LADV(p) not accurate enough to build on
- Proof? slowdown in mcf

Diagnosis: optimistic *LRED-MISS(p)*

- Miss latency 1-to-1 with execution time
- Doesn't account for MLP
- P-threads with little/no actual advantage





A Better Latency Model

EADV(p) builds on *LADV(p)*

- But LADV(p) not accurate enough to build on
- Proof? slowdown in mcf


Diagnosis: optimistic *LRED-MISS(p)*

- Miss latency 1-to-1 with execution time
- Doesn't account for MLP
- P-threads with little/no actual advantage

Fix: critical-path based LRED-MISS(p)

- Miss latency 1-to-1 with execution time while miss is critical
- See paper for details





PTHSEL+E "Targets"

Latency: *LADV(p)* Energy: *EADV(p)*



PTHSEL+E "Targets"

Latency: LADV(p)

Energy: *EADV(p)*

ED: $EDADV(p) = L_0 \times E_0 - (L_0 - LADV(p)) \times (E_0 - EADV(p))$

• L_0 , E_0 : profiling (E_0/L_0 is enough)



PTHSEL+E "Targets"

Latency: LADV(p)

Energy: *EADV(p)*

ED: $EDADV(p) = L_0 \times E_0 - (L_0 - LADV(p)) \times (E_0 - EADV(p))$

• L_0 , E_0 : profiling (E_0/L_0 is enough)

ED²: similar

 $E^W D^{(1-W)}$: choose your precise metric



Outline

Pre-Execution / DDMT primer

Performance and energy evaluation


PTHSEL: performance-only p-thread selection (review)

PTHSEL_{+E}: energy-aware p-thread selection

- An explicit energy model
- A better latency reduction model


Performance and energy re-evaluation





O: PTHSEL (latency)






O: PTHSEL (latency) *L*: PTHSEL_{+*E*} latency

+ PTHSEL_{+E} fixes PTHSEL latency model (*mcf*)






O: PTHSEL (latency) L: PTHSEL_{+E} latency E: PTHSEL_{+E} energy

+ PTHSEL_{+E} fixes PTHSEL latency model (*mcf*)






- + PTHSEL_{+E} fixes PTHSEL latency model (*mcf*)
- + PTHSEL+E is "robust"
 - Targeting X actually minimizes X (X = latency, energy, ED)




again, higher is better



PTHSEL: +14% latency, -12% energy, +2% ED



again, higher is better




PTHSEL: +14% latency, -12% energy, +2% ED

PTHSEL_{+E}: +16% latency, +1% energy, +9% ED

• Not all at once: your choice






E_{idle}=0: worst-case

- Energy reduction impossible
- + ED neutrality possible






E_{idle}=0: worst-case

- Energy reduction impossible
- + ED neutrality possible

E_{idle}=5: current

- + ED reduction
- + Energy neutrality





- *E_{idle}*=0: worst-case
 - Energy reduction impossible
 - + ED neutrality possible


Eidle=5: current

- + ED reduction
- + Energy neutrality

E_{idle}=10: future

- + ED reduction
- + Energy reduction





E_{idle}=0: worst-case

- Energy reduction impossible
- + ED neutrality possible

Eidle=5: current

- + ED reduction
- + Energy neutrality

E_{idle}=10: future

- + ED reduction
- + Energy reduction

As E_{idle} increases ...

pre-execution's energy picture improves



Conclusion

Pre-Execution: a performance technique

- PTHSEL: quantitative p-thread selection framework
 - + Precise control over latency/redundancy tradeoff

To date: only performance considered

- Pre-execution is "energy-negative", "ED-neutral"
- + Not bad for a performance technique, but...



Conclusion

Pre-Execution: a performance technique

- PTHSEL: quantitative p-thread selection framework
 - + Precise control over latency/redundancy tradeoff

To date: only performance considered

- Pre-execution is "energy-negative", "ED-neutral"
- + Not bad for a performance technique, but...

PTHSEL_{+E}

- Choose your metric: latency, energy, ED, ED², etc.
- Energy reduction lever: E_{*idle*} ("sleep mode")
- + As E_{*idle*} grows ... pre-execution's energy improves

