

CS/ECE 252

Exam 3 Review

11AM section
2015 November 20

Before we get started

Homework 7 due at beginning of lecture

Exam 3 on Monday, November 23rd, during class

Homework 8 will be released on/by Wednesday, November 25

HW8 due on Friday, December 11th, at beginning of class

Quote of the day:

“Success consists of going from failure to failure without loss of enthusiasm”

-- Sir Winston Churchill
1874-1965


Today: Exam 3 Review

Cheatsheets 1-2: Chapters 5-6

| Instruction | Description | Op 1 | Op 2 | Effect on operands | Effect on specials | Example |
|--------------------------------------|------------------------------------|-----------------------|-------|------------------------------------|----------------------------|-------------------|
| Load/Store Instructions | | | | | | |
| ldi | Load immediate | reg | 16-31 | 8-bit value | op1 = op2 | incPC; sreg: none |
| mov | Move | reg | | reg | op1 = op2 | incPC; sreg: none |
| ld | Load from RAM | reg | | X | op1 = RAM[r26 + 256*r27] | incPC; sreg: none |
| st | Store to RAM | reg | | X | RAM[r26 + 256*r27] = op2 | incPC; sreg: none |
| Computation Instructions | | | | | | |
| add | Add | reg | reg | op1 = op1 + op2 | incPC; sreg: NZC | add r1, r2 |
| sub | Subtract | reg | reg | op1 = op1 - op2 | incPC; sreg: NZC | sub r1, r2 |
| inc | Increment register | reg | | none | op1 = op1 + 1 | inc r1 |
| dec | Decrement register | reg | | none | op1 = op1 - 1 | dec r1 |
| and | And | reg | reg | op1 = op1 & op2 | incPC; sreg: NZ | and r1, r2 |
| or | Or | reg | reg | op1 = op1 op2 | incPC; sreg: NZ | or r1, r2 |
| eor | Exclusive-or | reg | reg | op1 = op1 ^ op2 | incPC; sreg: NZ | eor r1, r2 |
| com | Complement, Not | reg | | none | op1 = ~op1 | incPC; sreg: NZ |
| neg | Negate | reg | | none | op1 = -op1 | com r1 |
| asr | Arithmetic shift right | reg | | none | op1 = op1 >> 1 | neg r1 |
| cp | Compare two registers | reg | | none | MSB undefined | incPC; sreg: NZC |
| subi | Subtract immediate | reg | 16-31 | 8-bit value | cp r1, r2 | |
| andi | And immediate | reg | 16-31 | 8-bit value | subi r1, i ₈ | |
| ori | Or immediate | reg | 16-31 | 8-bit value | andi r1, i ₈ | |
| adc | Add with carry | reg | reg | op1 = op1 + op2 + C | ori r1, i ₈ , 1 | adc r1, r2 |
| sbc | Subtract with carry | reg | reg | op1 = op1 - op2 - C | sbc r1, i ₈ | sbc r1, r2 |
| Input/Output | | | | | | |
| in | Read I/O register | reg | | value 0-63 | Read op2 into op1 | incPC; sreg: none |
| out | Write to I/O register | reg | | value 0-63 | Write op2 to op1 | incPC; sreg: none |
| Control-Flow | | | | | | |
| rjmp | Relative jump | Value: -2048 to 2047 | | none | pc=pc+op1; | rjmp 4 |
| breq | Branch if equal | Value: -64 to +63 | | none | incPC; sreg: none | rjmp -3 |
| brne | Branch if not equal | Value: -64 to +63 | | none | If Z set, pc=pc+op1; | breq 2 |
| brsh | Branch if same or higher | Value: -64 to +63 | | none | incPC; sreg: none | brne -3 |
| brlo | Branch if lower | Value: -64 to +63 | | none | If Z clear, pc=pc+op1; | brne 2 |
| rcall | Call relative address | Value: -2048 to 2047 | | none | incPC; sreg: none | brlo -3 |
| ret | Return from subroutine | | | | push pc+1 | push r1 |
| Stack | | | | | | |
| push | Push register to stack | reg | | none | RAM[sp] = op1 | incPC; sreg: none |
| pop | Pop register off stack | reg | | none | sp = sp - 1 | push r1 |
| | | | | sp = sp + 1 | incPC; sreg: none | pop r1 |
| | | | | op1 = RAM[sp] | | |
| Setting sreg | | | | | | |
| N: | Set if result is negative | | | Setting sreg for cp | | |
| Z: | Set if result is 0 | | | if (op1 > op2) set N else clear N | | |
| | | | | if (op1 == op2) set Z else clear Z | PIND: IO reg 16 | |
| add, addi, adc | C: set if op1 + op2 > 255 | | | if (op1 < op2) set C else clear C | DDRD: IO reg 17 | |
| sub, subi | C: set if op1 < op2 (unsigned) | | | | PORD: IO reg 18 | |
| neg, asr | C: set if was odd | | | | SPL: IO reg 61 | |
| sbc | C: set if op1 + C < op2 (unsigned) | | | | SPH: IO reg 62 | |
| Assembly Directives | | | | | | |
| label | Example | | | ISA Operations | | |
| label_name: | | | | l16 | ldi r26, l16(label_name) | |
| bytes | bytes(label_name) 0,1,1,2,3,5,8 | | | h16 | ldi r27, h16(label_name) | |
| string | string(label_name) "hello world" | | | | | |
| Program layout | | | | | | |
| Prog memory | | | | write reg 2 to output | | |
| ldi r31, 91 | if (x < y) | | | ldi r31, 255 | | |
| out d2, r31 | foo | | | out 17, r31 | | |
| ldi r31, 136 | else | | | out 18, r2 | | |
| | bar | | | | | |
| | rest of program | | | | | |
| | | | | | | |
| | | | | | | |
| rjmp prog_beg; | if (x == 10) | | | | | |
| code for functions | px in r1,y in r2 | | | | | |
| code for functions | cp r1, r2 | | | | | |
| code for functions | brlo foo_code | | | | | |
| code for functions | bar line 1 | | | | | |
| code for functions | bar line 2 | | | | | |
| code for functions | bar line 3 | | | | | |
| program_beg; | if (x >= y) | | | | | |
| code for main prog. | px in r1,y in r2 | | | | | |
| code for main prog. | cp r1, r2 | | | | | |
| code for main prog. | brsh foo_code | | | | | |
| code for main prog. | foo line 1 | | | | | |
| code for main prog. | foo line 2 | | | | | |
| code for main prog. | foo line 3 | | | | | |
| merge_point; | rest of prog. | | | | | |
| Load/Store Instructions | | | | | | |
| Computation Instructions | | | | | | |
| Input/Output | | | | | | |
| Control-Flow | | | | | | |
| Stack Instructions | | | | | | |
| Input/Output Instructions | | | | | | |
| Control-Flow Instructions | | | | | | |
| Stack Instructions | | | | | | |
| Format Legend: | | | | | | |
| underscores_are_used_for_readability | Type | Format | | | | |
| C = opcode | 5-bit reg | CCCCCCCC_RRRRR_CCCCC | | | | |
| R = first register | 5-bit reg, 5-bit reg | CCCCCCC_S_RRRRR_SSSS | | | | |
| S = second register | 5-bit reg, I/O reg | CCCCCCCC_A_RRRRR_AAAA | | | | |
| A = I/O register | 4-bit reg, 8-bit imm | CCCC_IIII_RRRR_IIII | | | | |
| I = immediate | 7-bit imm | CCCCCC_IIIIIII_CCC | | | | |
| | 12-bit imm | CCCCCC_IIIIIIIIIIIII | | | | |
| | other | CCCCCC_CCCCC_CCCCC | | | | |


Cheatsheet 3:

Chapter 7, State Machine



Cheatsheet 4: Chapter 7, Microarchitecture

Note that this MUX ALONE selects the bottom value when select line is 0 and TOP value when select line is 1. The reason is I overlooked it when drawing all the diagrams and its too much work to go fix it.



State Machine Controller

Exam 3 Topics - Chapter 6

Encoding Principles - **section6.2, lecture18_slide18**

Encoding - **section6.3.2, HW6Q13; lecture18**

Decoding - **section7.2.1.1, section7.3.1through7.3.7, HW6Q14; lecture18**

Exam 3 Topics - Chapter 7

Microarchitecture - [section7.2](#), [lecture19slide3-5](#)

State Machines - [section7.2through7.2.1.1](#), [HW7Q1](#), [HW7Q2](#), [HW7Q11](#), [HW7Q12](#), [lecture19slide8-15](#), [lecture22slide4-11](#)

Microarchitecture execution stages - [lecture19_slide10](#), [section7.2through7.2.1.1](#), [HW7Q5](#)

Circuit components - [section7.2.2](#), [HW7Q12](#), [lecture20](#)

wires and buses (bus = collection of wires) - [section7.2.2](#), [HW7Q7](#), [HW7Q8](#)

memories - [section7.2.2](#)

arithmetic logic unit (ALU) - [section7.2.2](#), [HW7Q8](#)

multiplexer (mux) - [section7.2.2](#), [HW7Q7](#), [HW7Q8](#), [lecture22slide12-19](#)

program memory (PM) - [section7.4.1](#)

random access memory (RAM) - [section7.4.1](#)

register file (RF) - [section7.4.1](#)

program counter (PC), status register (SREG), and auxiliary registers - [section7.4.1](#), [HW7Q4](#), [HW7Q6](#),
[lecture19slide16](#), [lecture23slide5](#), [lectures25-27](#)

Exam 3 Topics - Chapter 7 (continued)

Instruction Implementation

ldi - section7.3.1and7.4.2, HW7Q9, lecture19slide17-19, lecture20slide13-20

ld - section7.3.2and7.4.3, HW7Q9, lecture19slide20-22, lecture23slide6-20

st, add, sub, cp, subi, cpi, rjmp, breq - section7.3.3through7.4.4

even more - lecture26slide10-19

From lecture26slide19: implementing instructions will be on the exam



exam won't ask you to implement any instruction that involves I/O registers

State Transition - section7.2.1, HW7Q11, lecture22slide21-23, lecture24slide5-21, lectures25-27


Tracing Instruction Execution in Hardware - chapter7, HW7Q11, HW7Q12, lectures25-27

MUX: Notation & Selection

Use the selector to indicate which input should be used as output.



AUX registers



- Auxiliary registers have three ports: **din**, **dout**, and **we**
- When **we** is low (0) **dout** ignores **din**, and continues to be set to what **din** was before **we** went low.
- When **we** is high (1) **dout** = **din**

| | | | |
|-------------|---|---|---|
| WE | 0 | 1 | 0 |
| DIN | 1 | 1 | 0 |
| DOUT | | | |

Binary -> ISA

1110000000001111 -> ldi ?, ?

What do I need to look for?

Binary -> ISA

1. Find the instruction format: CCCC_IIII_RRRR_IIII
2. Divide binary: 1110_0000_0000_1111
3. Find the opcode: 1110
4. Calculate:
 - a. 0000_1111 -> 15
 - b. 0000 -> 0 -> r16
5. Instruction: r16, 15

ISA-> Binary

add r17, r19

How do we convert this to binary?

ISA -> Binary

1. Look up the format: CCCCCC_S_RRRRR_SSSS
2. Look up the opcode: 000011
3. Convert C, R, S
 - a. C = 00011
 - b. R = r17 = 10001
 - c. S = r19 = 10011
4. Insert: 000011_1_10001_0011 -> 0000_1111_0001_0011

Tracing

```
; assume this is the entire program,  
; so r13, r26 and r27 is initially 0  
ld r27, X      ; demonstrates accessing RAM  
cp r13, r27    ; demonstrates updating SREG  
rjmp -23       ; demonstrates negative immediates and SEXT  
; this is a bad program, so
```



Tracing Id Encoding

ld r27, X

$$27 = 16 + 8 + 2 + 1$$

$$= 0b11011$$

| Instruction | Description | Type | Encoding | Example |
|----------------------------------|--------------------------|----------------------|---------------------|---|
| Load/Store Instructions | | | | |
| ldi | load immediate | 4-bit reg, 8-bit imm | 1110_IIII_RRRR_IIII | ldi r16, 45 = 1110_45[7:4]_r16_45[3:0] = 1110_0010_0000_1100 |
| mov | move, copy register | 5-bit reg, 5-bit reg | 0001011_S_RRRR_SSSS | mov r1, r2 = 0001011_S[4]_r1_r2[3:0] = 0001011_S[4]_r1_r2[3:0] |
| ld | load from RAM | 5-bit reg | 1001000_RRRR_1100 | ld r1, X = 1001000_r1_1100 = 1001000_00001_1100 |
| st | store to RAM | 5-bit reg | 1001001_PPPP_1100 | st X, r1 = 1001001_PPPP_1100 = 1001001_00001_1100 |
| Computation Instructions | | | | |
| add | add without carry | 5-bit reg, 5-bit reg | 000011_S_RRRR_SSSS | add r1, r2 = 000011_S[4]_r1_r2[3:0] = 000011_S[4]_00001_0010 |
| sub | subtract without carry | 5-bit reg, 5-bit reg | 000110_S_RRRR_SSSS | sub r1, r2 = 000110_S[4]_r1_r2[3:0] = 000110_S[4]_00001_0010 |
| inc | increment | 5-bit reg | 1001010_0000_0011 | inc r1 = 1001010_0000_0011 |
| dec | decrement | 5-bit reg | 1001010_RRRR_1010 | dec r1 = 1001010_RRRR_1010 |
| and | logical AND | 5-bit reg, 5-bit reg | 001000_S_RRRR_SSSS | and r1, r2 = 001000_S[4]_r1_r2[3:0] = 001000_S[4]_00001_0010 |
| or | logical OR | 5-bit reg, 5-bit reg | 001010_S_RRRR_SSSS | or r1, r2 = 001010_S[4]_r1_r2[3:0] = 001010_S[4]_00001_0010 |
| eor | logical exclusive-OR | 5-bit reg, 5-bit reg | 001001_S_RRRR_SSSS | eor r1, r2 = 001001_S[4]_r1_r2[3:0] = 001001_S[4]_00001_0010 |
| com | logical complement; NOT | 5-bit reg | 1001010_RRRR_0000 | com r1 = 1001010_RRRR_0000 |
| neg | negate | 5-bit reg | 1001010_RRRR_0001 | neg r1 = 1001010_RRRR_0001 |
| asl | arithmetic shift right | 5-bit reg | 1001010_RRRR_0101 | asl r1 = 1001010_RRRR_0101 |
| cp | compare | 5-bit reg, 5-bit reg | 000101_S_RRRR_SSSS | cp r1, r2 = 000101_S[4]_r1_r2[3:0] = 000101_S[4]_00001_0010 |
| subi | subtract immediate | 4-bit reg, 8-bit imm | 0101_IIII_RRRR_IIII | subi r16, 45 = 0101_45[7:4]_r16_45[3:0] = 0101_0010_0000_1101 |
| andi | logical AND immediate | 4-bit reg, 8-bit imm | 0111_IIII_RRRR_IIII | andi r16, 45 = 0111_45[7:4]_r16_45[3:0] = 0111_0010_0000_1101 |
| ori | logical OR immediate | 4-bit reg, 8-bit imm | 0110_IIII_RRRR_IIII | ori r16, 45 = 0110_45[7:4]_r16_45[3:0] = 0110_0010_0000_1101 |
| cpi | compare with immediate | 4-bit reg, 8-bit imm | 0011_IIII_RRRR_IIII | cpi r17, 45 = 0011_45[7:4]_r17_45[3:0] = 0011_0010_0000_1101 |
| adc | add with carry | 5-bit reg, 5-bit reg | 000111_S_RRRR_SSSS | adc r1, r2 = 000111_S[4]_r1_r2[3:0] = 000111_S[4]_00001_0010 |
| sbc | subtract with carry | 5-bit reg, 5-bit reg | 000010_S_RRRR_SSSS | sbc r1, r2 = 000010_S[4]_r1_r2[3:0] = 000010_S[4]_00001_0010 |
| Input/Output Instructions | | | | |
| in | load from I/O register | 5-bit reg, I/O reg | 10110_AA_RRRR_AAAA | in r1, 16 = 10110_AA[4]_r1_I016[5:4]_r1_I016[3:0] = 10110_AA[4]_00001_0000 |
| out | store to I/O register | 5-bit reg, I/O reg | 10111_AA_RRRR_AAAA | out 18, r1 = 10111_AA[4]_r1_I018[5:4]_r1_I018[3:0] = 10111_AA[4]_00001_0010 |
| Control-Flow Instructions | | | | |
| rjmp | relative jump | 12-bit imm | 1100_1111111111 | rjmp 4 = 1100_4 = 1100_000000001000 |
| breq | branch if equal | 7-bit imm | 11100_1111111101 | breq 2 = 11100_2_001 = 11100_00000101_001 |
| brne | branch if not equal | 7-bit imm | 11101_1111111101 | brne 2 = 11101_2_001 = 11101_00000101_001 |
| brsh | branch if same/higher | 7-bit imm | 111100_1111111100 | brsh 2 = 111100_2_000 = 111100_00000100_000 |
| brlo | branch if lower | 7-bit imm | 111100_1111111100 | brlo 2 = 111100_2_000 = 111100_00000100_000 |
| rcall | relative call subroutine | 12-bit imm | 1101_1111111111 | rcall -23 = 1101_-23 = 1101_111111010001 |
| ret | return from subroutine | other | 1001_0101_0000_1000 | ret = 1001_0101_0000_1000 = 1001_0101_0000_1000 |
| Stack Instructions | | | | |
| push | push register to stack | 5-bit reg | 1001001_RRRR_1111 | push r1 = 1001001_r1_1111 = 1001001_00001_1111 |
| pop | pop register off stack | 5-bit reg | 1001000_RRRR_1111 | pop r1 = 1001000_r1_1111 = 1001000_00001_1111 |

Format Legend:
underscores_are_used_for_readability

C = opcode
= first register
+ second register
register
immediate

| Type | Format |
|----------------------|---------------------|
| 5-bit reg | CCCCCC_RRRR_CCCC |
| 5-bit reg, 5-bit reg | CCCCCC_S_RRRR_SSSS |
| 5-bit reg, I/O reg | CCCCCC_AA_RRRR_AAAA |
| 4-bit reg, 8-bit imm | CCCC_IIII_RRRR_IIII |
| 7-bit imm | CCCCCC_11111111_CCC |
| 12-bit imm | CCCC_111111111111 |
| other | CCCC_CCCC_CCCC_CCCC |


| Instruction | Description | Type | Encoding | Example |
|-------------|---------------|-----------|-------------------|---|
| ld | load from RAM | 5-bit reg | 1001000_RRRR_1100 | ld r1, X = 1001000_r1_1100 = 1001000_00001_1100 |

INST = 0b100100_11011_1100 = 0b1001_0001_1011_1100 = 0x91BC = 37308¹⁶

Tracing Id Cycle 1

INST = 0b100100_11011_1100 = 0b1001_0001_1011_1100 = 0x91BC = 37308

| Cycle | State | Changed registers/values and control signals |
|-------|-------|---|
| 1 | 00000 | INST = 0x91BC, INST_we = 1, other_ctrls = 0 |
| 2 | | |
| 3 | | |
| 4 | | |
| 5 | | |
| 6 | | |





Tracing Id Cycle 2

INST[15] INST[8] INST[4] INST[0]

INST = INST[15:0] = 0b~~1001_0001_1011_1100~~
 INST[8:4] = 0b~~1~~_1011
 REG = INST[8:4] = 0b~~1~~_1011 = 27

simulator error

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x91BC, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 27, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | | |
| 4 | | |
| 5 | | |
| 6 | | |





Tracing Id Cycle 3

; assume this is the entire program,
; so r13, r26 and r27 is initially 0

RF[26] = 0x00, RF[27] = 0x00

ADDR = RF[26], RF[27] = 0x00, 0x00 = 0x0000 = 0





Tracing Id Cycle 4

; assume this is the entire program,
; so no assembler directive and all RAM is 0

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x91BC, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 27, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 01001 | ADDR = 0, ADDR_we = 1, other_ctrls = 0 |
| 4 | 10000 | VAL = 0, VAL_we = 1, VAL_sel = 0, other_ctrls = 0 |
| 5 | | |
| 6 | | |

ADDR = 0
VAL = RAM[ADDR] = RAM[0] = 0





Tracing Id Cycle 5

VAL = 0, REG = 27

RF[REG] = VAL

RF[27] = 0



| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x91BC, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 27, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 01001 | ADDR = 0, ADDR_we = 1, other_ctrls = 0 |
| 4 | 10000 | VAL = 0, VAL_we = 1, VAL_sel = 0, other_ctrls = 0 |
| 5 | 10010 | r27 = 0, RF_we = 1, RF_sel = 0, other_ctrls = 0 |
| 6 | | |



Tracing Id Cycle 6

PC = 0

PC = PC + 1 = 0 + 1 = 1



| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x91BC, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 27, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 01001 | ADDR = 0, ADDR_we = 1, other_ctrls = 0 |
| 4 | 10000 | VAL = 0, VAL_we = 1, VAL_sel = 0, other_ctrls = 0 |
| 5 | 10010 | r27 = 0, RF_we = 1, RF_sel = 0, other_ctrls = 0 |
| 6 | 10011 | PC = 1, PC_we = 1 PC_sel = 1, other_ctrls = 0 |

Tracing cp Encoding


cp r13, r27

$$13 = 8 + 4 + 1$$

$$= 0b01101$$

$$27 = 16 + 8 + 2 + 1$$

$$= 0b11011$$





| Instruction | Description | Type | Encoding | Example |
|-------------|-------------|----------------------|--------------------|--|
| cp | compare | 5-bit reg, 5-bit reg | 000101_S_RRRR_SSSS | cp r1, r2 = 000101_r2[4]_r1_r2[3:0] = 000101_0_0001_0010 |

INST = 0b000101_1_01101_1011 = 0b0001_0110_1101_1011 = 0x16DB = 5851²³


Tracing cp Cycle 1

INST = 0b0001_0110_1101_1011
 = 0x16DB



Tracing cp Cycle 2

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x16DB, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 13, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | | |
| 4 | | |
| 5 | | |
| 6 | | |





Tracing cp Cycle 3

; assume this is the entire program,
; so r13, r26 and r27 is initially 0

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x16DB, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 13, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 00111 | VAL1 = 0, VAL1_we = 1, RF_sel = 0, other_ctrls = 0 |
| 4 | | |
| 5 | | |
| 6 | | |


REG = 13

VAL1 = RF[REG]
= RF[13] = 0



Tracing cp Cycle 4

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x16DB, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 13, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 00111 | VAL1 = 0, VAL1_we = 1, RF_sel = 0, other_ctrls = 0 |
| 4 | 01010 | REG2 = 27, REG2_we = 1, other_ctrls = 0 |
| 5 | | |
| 6 | | |





Tracing cp Cycle 5

; assume this is the entire program,
; so r13, r26 and r27 is initially 0

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0x16DB, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 13, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 00111 | VAL1 = 0, VAL1_we = 1, RF_sel = 0, other_ctrls = 0 |
| 4 | 01010 | REG2 = 27, REG2_we = 1, other_ctrls = 0 |
| 5 | 01000 | VAL2 = 0, VAL2_we = 1, VAL2_sel = 0, RF_sel = 1, other_ctrls = 0 |
| 6 | | |

REG2 = 27



VAL2 = RF[REG2]
= RF[27] = 0



Tracing cp Cycle 6

| Cycle | State | Changed registers/values and control signals |
|-------|-------|---|
| 1 | 00000 | INST = 0x16DB, INST_we = 1, other_ctrls = 0 |
| 2 | 00010 | REG = 13, REG_we = 1, REG_sel = 1, other_ctrls = 0 |
| 3 | 00111 | VAL1 = 0, VAL1_we = 1, RF_sel = 0, other_ctrls = 0 |
| 4 | 01010 | REG2 = 27, REG2_we = 1, other_ctrls = 0 |
| 5 | 01000 | VAL2 = 0, VAL2_we = 1, VAL2_sel = 0, RF_sel = 1, other_ctrls = 0 |
| 6 | 01100 | VAL = 0, VAL_we = 1, VAL_sel = 1, A_sel = 1, B_sel = 0, ALU_op = 1 other_ctrls = 0 |



$$\begin{aligned} \text{VAL1} &= 0, \text{VAL2} = 0 \\ \text{VAL} &= \text{VAL1} - \text{VAL2} \\ &= 0 - 0 = 0 \end{aligned}$$



Tracing cp Cycle 7

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| ... | ... | ... |
| 4 | 01010 | REG2 = 27, REG2_we = 1, other_ctrls = 0 |
| 5 | 01000 | VAL2 = 0, VAL2_we = 1, VAL2_sel = 0, RF_sel = 1, other_ctrls = 0 |
| 6 | 01100 | VAL = 0, VAL_we = 1, VAL_sel = 1, A_sel = 1, B_sel = 0, ALU_op = 1 other_ctrls = 0 |
| 7 | 01101 | update SREG (Z=1, C=0, N=0), SREG_we = 1, other_ctrls = 0 |
| 8 | | |

ALU: $op2 - op1 = result$
 $op2 = 0, op1 = 0, result = 0$
N set if negative
N = 0 (`result == 0`)
Z set if $result == 0$
Z = 1 (`result == 0`)
C set if $op1 < op2$ (2's comp)
C = 0 (`op1 == op2 == 0`)





Tracing cp Cycle 8

| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| ... | ... | ... |
| 4 | 01010 | REG2 = 27, REG2_we = 1, other_ctrls = 0 |
| 5 | 01000 | VAL2 = 0, VAL2_we = 1, VAL2_sel = 0, RF_sel = 1, other_ctrls = 0 |
| 6 | 01100 | VAL = 0, VAL_we = 1, VAL_sel = 1, A_sel = 1, B_sel = 0, ALU_op = 1 other_ctrls = 0 |
| 7 | 01101 | update SREG (Z=1, C=0, N=0), SREG_we = 1, other_ctrls = 0 |
| 8 | 10011 | PC = 2, PC_we = 1, PC_sel = 0, other_ctrls = 0 |

$$PC = 1$$

$$PC = PC + 1 = 1 + 1 = 2$$



Tracing rjmp Encoding

rjmp -23

$$\begin{aligned} 23 &= 16 + 4 + 2 + 1 \\ &= 0b0000_0001_0111 \end{aligned}$$

invert bits and add 1 to get -23

$$\begin{aligned} -23 &= 0b1111_1110_1000+1 \\ &= 0b1111_1110_1001 \end{aligned}$$

| Instruction | Description | Type | Encoding | Example | | | | | | | | | | | | | | | | |
|---|--------------------------|----------------------|---------------------|--|------|--------|-----------|-----------------|----------------------|-------------------|--------------------|--------------------|----------------------|---------------------|-----------|--------------------|------------|-------------------|-------|---------------------|
| Load/Store Instructions | | | | | | | | | | | | | | | | | | | | |
| ldi | load immediate | 4-bit reg, 8-bit imm | 1110_IIIIIIII | ldi r16, 45 = 1110_45[7:4]_r16_45[3:0] | | | | | | | | | | | | | | | | |
| mov | move; copy register | 5-bit reg, 5-bit reg | 001101_S_RRRR_SSSS | = 001101_0_00001_0010 | | | | | | | | | | | | | | | | |
| ld | load from RAM | 5-bit reg | 100100_RRRR_1100 | ld r1, X = 1001000_r1_1100 | | | | | | | | | | | | | | | | |
| st | store to RAM | 5-bit reg | 1001001_RRRR_1100 | st X, r1 = 1001001_r1_1100 | | | | | | | | | | | | | | | | |
| Computation Instructions | | | | | | | | | | | | | | | | | | | | |
| add | add without carry | 5-bit reg, 5-bit reg | 000011_S_RRRR_SSSS | add r1, r2 = 000011_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| sub | subtract without carry | 5-bit reg, 5-bit reg | 000110_S_RRRR_SSSS | = 000110_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| inc | increment | 5-bit reg | 1001010_RRRR_0011 | inc r1 = 1001010_r1_0011 | | | | | | | | | | | | | | | | |
| dec | decrement | 5-bit reg | 1001010_RRRR_1010 | dec r1 = 1001010_r1_1010 | | | | | | | | | | | | | | | | |
| and | logical AND | 5-bit reg, 5-bit reg | 001000_S_RRRR_SSSS | and r1, r2 = 001000_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| or | logical OR | 5-bit reg, 5-bit reg | 001010_S_RRRR_SSSS | = 001010_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| eor | logical exclusive-OR | 5-bit reg, 5-bit reg | 001001_S_RRRR_SSSS | eor r1, r2 = 001001_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| com | logical complement; NOT | 5-bit reg | 1001010_RRRR_0000 | com r1 = 1001010_r1_0000 | | | | | | | | | | | | | | | | |
| neg | negate | 5-bit reg | 1001010_RRRR_0001 | = 1001010_r1_0001 | | | | | | | | | | | | | | | | |
| asr | arithmetic shift right | 5-bit reg | 1001010_RRRR_0101 | neg r1 = 1001010_r1_0101 | | | | | | | | | | | | | | | | |
| cp | compare | 5-bit reg, 5-bit reg | 000101_S_RRRR_SSSS | asr r1 = 1001010_r1_0101 | | | | | | | | | | | | | | | | |
| subi | subtract immediate | 4-bit reg, 8-bit imm | 0101_IIII_RRRR_1111 | cp r1, r2 = 000101_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| andi | logical AND immediate | 4-bit reg, 8-bit imm | 0111_IIII_RRRR_1111 | subi r1, 45 = 0111_45[7:4]_r16_45[3:0] | | | | | | | | | | | | | | | | |
| ori | logical OR immediate | 4-bit reg, 8-bit imm | 0110_IIII_RRRR_1111 | = 0111_0010_00001_1101 | | | | | | | | | | | | | | | | |
| cpi | compare with immediate | 4-bit reg, 8-bit imm | 0011_IIII_RRRR_1111 | ori r1, 45 = 0110_45[7:4]_r16_45[3:0] | | | | | | | | | | | | | | | | |
| adc | add with carry | 5-bit reg, 5-bit reg | 000111_S_RRRR_SSSS | cpi r1, 45 = 0011_45[7:4]_r17_45[3:0] | | | | | | | | | | | | | | | | |
| sbc | subtract with carry | 5-bit reg, 5-bit reg | 000010_S_RRRR_SSSS | adc r1, r2 = 000111_r2[4]_r1_r2[3:0] | | | | | | | | | | | | | | | | |
| Input/Output Instructions | | | | | | | | | | | | | | | | | | | | |
| in | load from I/O register | 5-bit reg, I/O reg | 10110_AA_RRRR_AAAA | in r1, 16 = 10110_I016[5:4]_r1_I016[3:0] | | | | | | | | | | | | | | | | |
| out | store to I/O register | 5-bit reg, I/O reg | 10111_AA_RRRR_AAAA | = 10111_I018[5:4]_r1_I018[3:0] | | | | | | | | | | | | | | | | |
| Control Flow Instructions | | | | | | | | | | | | | | | | | | | | |
| rjmp | relative jump | 12-bit imm | 1100_IIIIIIIIIIII | rjmp 4 = 1100_4 | | | | | | | | | | | | | | | | |
| req | branch if equal | 7-bit imm | 11100_IIIIIIII_0001 | req 2 = 11100_2_0001 | | | | | | | | | | | | | | | | |
| brne | branch if not equal | 7-bit imm | 111101_IIIIII_0001 | = 111101_000010_0001 | | | | | | | | | | | | | | | | |
| brsh | branch if same/higher | 7-bit imm | 111100_IIIIII_0000 | brsh 2 = 111101_2_0000 | | | | | | | | | | | | | | | | |
| brlo | branch if lower | 7-bit imm | 111000_IIIIII_0000 | = 111000_2_0000 | | | | | | | | | | | | | | | | |
| rcall | relative call subroutine | 12-bit imm | 1101_IIIIIIIIIIII | rcall -23 = 1101_-23 | | | | | | | | | | | | | | | | |
| ret | return from subroutine | other | 1001_0101_0000_1000 | ret = 1001_0101_0000_1000 | | | | | | | | | | | | | | | | |
| Stack Instructions | | | | | | | | | | | | | | | | | | | | |
| push | push register to stack | 5-bit reg | 1001001_RRRR_1111 | push r1 = 1001001_r1_1111 | | | | | | | | | | | | | | | | |
| pop | pop register off stack | 5-bit reg | 1001000_RRRR_1111 | = 1001000_r1_1111 | | | | | | | | | | | | | | | | |
| Format Legend: underscores_are_used_for_readability C = opcode r = first register d = second register a = third register i = immediate | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th>Type</th> <th>Format</th> </tr> </thead> <tbody> <tr> <td>5-bit reg</td> <td>CCCCC_RRRR_CCCC</td> </tr> <tr> <td>5-bit reg, 5-bit reg</td> <td>CCCCC_S_RRRR_SSSS</td> </tr> <tr> <td>5-bit reg, I/O reg</td> <td>CCCCC_AA_RRRR_AAAA</td> </tr> <tr> <td>4-bit reg, 8-bit imm</td> <td>CCCC_IIII_RRRR_IIII</td> </tr> <tr> <td>7-bit imm</td> <td>CCCCCC_IIIIII_0000</td> </tr> <tr> <td>12-bit imm</td> <td>CCCC_IIIIIIIIIIII</td> </tr> <tr> <td>other</td> <td>CCCC_CCCC_CCCC_CCCC</td> </tr> </tbody> </table> | | | | | Type | Format | 5-bit reg | CCCCC_RRRR_CCCC | 5-bit reg, 5-bit reg | CCCCC_S_RRRR_SSSS | 5-bit reg, I/O reg | CCCCC_AA_RRRR_AAAA | 4-bit reg, 8-bit imm | CCCC_IIII_RRRR_IIII | 7-bit imm | CCCCCC_IIIIII_0000 | 12-bit imm | CCCC_IIIIIIIIIIII | other | CCCC_CCCC_CCCC_CCCC |
| Type | Format | | | | | | | | | | | | | | | | | | | |
| 5-bit reg | CCCCC_RRRR_CCCC | | | | | | | | | | | | | | | | | | | |
| 5-bit reg, 5-bit reg | CCCCC_S_RRRR_SSSS | | | | | | | | | | | | | | | | | | | |
| 5-bit reg, I/O reg | CCCCC_AA_RRRR_AAAA | | | | | | | | | | | | | | | | | | | |
| 4-bit reg, 8-bit imm | CCCC_IIII_RRRR_IIII | | | | | | | | | | | | | | | | | | | |
| 7-bit imm | CCCCCC_IIIIII_0000 | | | | | | | | | | | | | | | | | | | |
| 12-bit imm | CCCC_IIIIIIIIIIII | | | | | | | | | | | | | | | | | | | |
| other | CCCC_CCCC_CCCC_CCCC | | | | | | | | | | | | | | | | | | | |

| Instruction | Description | Type | Encoding | Example |
|-------------|---------------|------------|-------------------|-----------------|
| rjmp | relative jump | 12-bit imm | 1100_IIIIIIIIIIII | rjmp 4 = 1100_4 |


INST = 0b1100_1111_1110_1001 = 0xCFE9 = 0d53225 ³²



Tracing rjmp Cycle 1

INST = 0b1100_1111_1110_1001 = 0xCFE9 = 0d53225


| Cycle | State | Changed registers/values and control signals |
|-------|-------|---|
| 1 | 00000 | INST = 0xCFE9, INST_we = 1, other_ctrls = 0 |
| 2 | | |
| 3 | | |
| 4 | | |
| 5 | | |



Tracing rjmp Cycle 2

INST[15] \downarrow
 INST = INST[15:0] = 0b $\textcolor{red}{1100}$ $\textcolor{purple}{1111}$ $\textcolor{purple}{1110}$ $\textcolor{purple}{1001}$
 INST[11:0] = 0b $\textcolor{purple}{1111}$ $\textcolor{purple}{1110}$ $\textcolor{purple}{1001}$
 SEXT16(INST[11:0]) = 0b1111_1111_1110_1001 = 0xFFE9 = -23
 OFF = -23

| Cycle | State | Changed registers/values and control signals |
|-------|-------|---|
| 1 | 00000 | INST = 0xCFE9, INST_we = 1, other_ctrls = 0 |
| 2 | 00100 | OFF = 0xFFE9 = -23, OFF_we = 1, OFF_sel = 0, other_ctrls = 0 |
| 3 | | |
| 4 | | |
| 5 | | |




Tracing rjmp Cycle 3

if addition, then ALU_op = 0

else if subtraction, then ALU_op = 1

OFF = -23; PC = 2



VAL = OFF + PC = -23 + 2 = -21



Tracing rjmp Cycle 4

VAL = -21

PC = VAL = -21





| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0xCFE9, INST_we = 1, other_ctrls = 0 |
| 2 | 00100 | OFF = 0xFFE9 = -23, OFF_we = 1, OFF_sel = 0, other_ctrls = 0 |
| 3 | 01110 | VAL = -21, VAL_we = 1, VAL_sel = 1, A_sel = 0, B_sel = 1, ALU_op = 0, other_ctrls = 0 |
| 4 | 10100 | PC = -21, PC_we = 1 PC_sel = 0, other_ctrls = 0 |
| 5 | | |

Tracing rjmp Cycle 5

PC = -21

PC = PC + 1 = -21 + 1 = -20




| Cycle | State | Changed registers/values and control signals |
|-------|-------|--|
| 1 | 00000 | INST = 0xCFE9, INST_we = 1, other_ctrls = 0 |
| 2 | 00100 | OFF = 0xFFE9 = -23, OFF_we = 1, OFF_sel = 0, other_ctrls = 0 |
| 3 | 01110 | VAL = -21, VAL_we = 1, VAL_sel = 1, A_sel = 0, B_sel = 1, ALU_op = 0, other_ctrls = 0 |
| 4 | 10100 | PC = -21, PC_we = 1 PC_sel = 0, other_ctrls = 0 |
| 5 | 10011 | PC = -20, PC_we = 1 PC_sel = 1, other_ctrls = 0 |

CS 252 Exam 3 Review Worksheet Page 1

1. What is microarchitecture?


2. The diagram below shows many muxes. If $A = 0b10$, $B = 0b11$, and $C = 0b00$, then what is Output?



CS 252 Exam 3 Review Worksheet Page 2

3. In the diagram below shows 2 registers (REG1 and REG2), 3 inputs (D0, REG1_we, and REG2_we), and 2 (intermediate) outputs (D1 and D2). Complete the table below.

| Time | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---------|----|---|---|---|---|----|----|----|
| D0 | 1 | 2 | 3 | 5 | 8 | 13 | 21 | 34 |
| REG1_we | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| REG2_we | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| D1 | 55 | | | | | | | |
| D2 | 89 | | | | | | | |



4. Encode the following from assembly to machine code.

```

subi r28,1      ; decrement down counter
breq 1          ; go print 1s counter if done with 8 bits
rjmp -8         ; loop to check next bit
  
```

5. Decode the following from machine code to assembly.


1110000011001000 (0xE0C8)

001011111011110 (0x2FDE)

CS 252 Exam 3 Review Worksheet Page 3

6. This question walks through the process of implementing a new instruction in our microarchitecture. That new instruction will be asr (arithmetic shift right). There is more than 1 correct answer.

- a. Describe any/all new states we need to add to our state machine to implement asr. Draw/include them in the state machine diagram below.



- b. If you have nothing better to do over this weekend, then think about (or repeat) part a for different instructions.
- and
 - andi
 - com
 - dec

CS 252 Exam 3 Review Worksheet Page 4

7. Trace the following instructions (they are borrowed and modified from lecture26-27). Do not be concerned with the cycle (i.e. it is okay to start from either 0 or 1. It is also okay with either reset it after each instruction or continue counting up for the entire program).

```
ldi r16, 45 ; 0xE20D  
ldi r17, 23 ; 0xE117  
ldi r18, 11 ; 0xE02B  
add r17, r18 ; 0x0F12  
cp r17, r16 ; 0x1710  
breq 4 ; 0xF021  
rjmp -4 ; 0xCFFC
```

CS 252 Exam 3 Review Worksheet Page 5

CS 252 Exam 3 Review Worksheet Page 6

CS 252 Exam 3 Review Worksheet Page 7