


Today

- Today
 - Datapath modules
 - Complete processor using gates


NOR Logic

NOR GATE




A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

NOT



OR




From De Morgan's Laws

$$\sim(AB) = \sim A \text{ OR } \sim B$$


$$\sim(\sim(A B)) = A B$$

$$= \sim(\sim A \text{ OR } \sim B)$$

$$= \sim A \text{ NOR } \sim B$$




Note that this MUX ALONE selects the bottom value when select line is 0 and TOP value when select line is 1. The reason is I overlooked it when drawing all the diagrams and its too much work to go fix it.





Goal: Build everything using only logic gates!


Note that this MUX ALONE selects the bottom value when select line is 0 and TOP value when select line is 1. The reason is I overlooked it when drawing all the diagrams and its too much work to go fix it.



- Memories (PM, RF, RAM) – Friday
- Registers – Friday
- **MUX (ok!)**
- **ALU**
- **Incrementor (+1)**



Why this way?
Take 352, 552, 752, 757 😊




	Area %
Core	28%
Uncore	72%
BIU	9%
L2	22%
IO FSB	35%
PLL+FUSE	7%
Total	100%

Type	unique	instances
Random Logic Synthesized	92	92
Structured Data Paths	88	140
L2 sub-arrays	2	40
Custom	18	19
Repeater Stations	-	317
TOTAL	200	608


SCHEMATIC TRANSISTORS:
 Core: 13,828,574
 Uncore: 2,738,951
 L2 & L2 tag: 30,644,682
TOTAL: 47,212,207

ALU


Drawing conventions




Means wires
A and B are
not connected



Means B and C
are *copies* of A




4 bits of A are
split into *separate*
1-bit wires




4 bits of A are
combined into
ane 4-bit wire






Multi-bit gates (NOT)



Multi-bit gates (AND)






Other gates



Multiplexor



A	B	S	Q	
0	0	0	0	
0	1	0	0	
1	0	0	1	<i>A and ~B and ~S</i>
1	1	0	1	<i>A and B and ~S</i>
0	0	1	0	
0	1	1	1	<i>~A and B and S</i>
1	0	1	0	
1	1	1	1	<i>A and B and S</i>







1-bit adder (FULL ADDER)



A	B	Cin	S	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1




8-bit adder!



8-bit adder!




8-bit adder: example



A = 0 0 1 1 0 0 1 1
B = 0 1 0 1 0 1 0 1
S = 1 0 0 0 1 0 0 0

ALU




Incrementor using “half adder”


A	Cin	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \text{ XOR } \text{Cin}$$


$$\text{Cout} = A \text{ AND } \text{Cin}$$



Incrementor



Note that this MUX ALONE selects the bottom value when select line is 0 and TOP value when select line is 1. The reason is I overlooked it when drawing all the diagrams and its too much work to go fix it.




- Memories (PM, RF, RAM) – Friday
- Registers – Friday
- **MUX (done)**
- **ALU (done)**
- **Incrementor (done)**





Decoder

A[2]	A[1]	A[0]	d0	d1	d2	d3	d4	d5	d6	d7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



A[2]	A[1]	A[0]	Output	
0	0	0	d0=1	$d0 = a[2]'a[1]'a[0]'$
0	0	1	d1=1	$d1 = a[2]'a[1]a[0]$
0	1	0	d2=1	$d2 = a[2]'a[1]a[0]'$
0	1	1	d3=1	$d3 = a[2]'a[1]a[0]$
1	0	0	d4=1	$d4 = a[2]a[1]'a[0]'$
1	0	1	d5=1	$d5 = a[2]a[1]a[0]'$
1	1	0	d6=1	$d6 = a[2]a[1]a[0]'$
1	1	1	d7=1	$d7 = a[2]a[1]a[0]$

A[2]	A[1]	A[0]	Output	
0	0	0	d0=1	$d0=a[2]'a[1]'a[0]'$
0	0	1	d1=1	$d1=a[2]'a[1]'a[0]$
0	1	0	d2=1	$d2=a[2]'a[1]a[0]'$
0	1	1	d3=1	$d3=a[2]'a[1]a[0]$
1	0	0	d4=1	$d4=a[2]a[1]'a[0]'$
1	0	1	d5=1	$d5=a[2]a[1]'a[0]$
1	1	0	d6=1	$d6=a[2]a[1]a[0]'$
1	1	1	d7=1	$d7=a[2]a[1]a[0]$



Encoder


- Takes a one-hot representation and convert to unsigned
- 2^N bit input, N-bit output

d7	d6	d5	d4	d3	d2	d1	d0	A[2]	A[1]	A[0]
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A[0] = d1.d3.d5.d7$$

$$A[1] = d2.d3.d6.d7$$

$$A[2] = d4.d5.d6.d7$$



We will use encoders and
decoders to build memories

Today

- Today
 - Datapath modules
 - Complete processor using gates