

NOT GATE

AND GATE




OR GATE

XOR GATE

NAND GATE

NOR GATE

XNOR GATE



A	B	Q
0	0	1
0	1	0

A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	1

Text notation: \sim

Text notation: \cdot

Text notation: $+$


Text notation: \oplus

De Morgan's law

$$\sim(AB) = \sim A + \sim B$$

$$\sim(A + B) = (\sim A)(\sim B)$$

Using other gates



Transistor terminals


N-type transistor

P-type transistor


Gate	Behavior
1	Closed Output=0
0	Open Output=Z

Gate	Behavior
0	Closed Output=1
1	Open Output=Z

NOT




NAND



NAND Gate

NOR



NOR Gate