

CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING

UNIVERSITY OF WISCONSIN—MADISON

Professor Karthikeyan Sankaralingam

TAs: Suriyha Balaram Sankari, Kamlesh Prakash, Rebecca Lam, Newsha Ardalani, and
Yinggang Huang

Examination 2

In Class (50 minutes)

Friday, Mar 09, 2012

Weight: 17.5%

NO: BOOK(S), NOTE(S), CALCULATORS OF ANY SORT.

This exam has 12 pages, including a blank page at the end. Plan your time carefully, since some problems are longer than others. You must turn in pages 1 to 11.

LAST NAME: _____

FIRST NAME: _____

SECTION: _____

CAMPUS ID# _____

EMAIL ID _____

Question	Maximum Points	Points
1	2	
2	2	
3	4	
4	4	
5	4	
6	5	
7	4	
8	3	
9	2	
Bonus	3	
Total (excluding bonus)	30	

Problem 1 (2 Points)

Write the AND-OR logic expression for the output Y, as a function of the inputs A, B, and C, corresponding to the following truth table. You need not simplify the expression.

(AND-OR logic expression is of the form $Y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \dots\dots\dots$), where \bar{A} is NOT (A).

Inputs			Output
A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Problem 2 (2 Points)

Suppose a 64-bit instruction takes the following format:

OPCODE	DR	SR1	SR2	UNUSED
--------	----	-----	-----	--------

If there are 325 opcodes and 155 registers,


- a. What is the minimum number of bits required to represent the OPCODE?

- b. What is the minimum number of bits required to represent the Source Register, SR1?

- c. What is the minimum number of bits required to represent the Destination Register, DR?

- d. What is maximum number of UNUSED bits in the instruction encoding?

Problem 3 (4 Points)



For the gate level circuit shown, fill out the following truth table for X and Y.

Inputs			Outputs	
A	B	C	X	Y
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		


Problem 4 (4 Points)

Design a gate level circuit which takes two inputs A and B and gives an output of '1' if both the inputs are same and '0' otherwise. Use exactly 5 two input NAND Gates. No other gates are allowed. (Show all the steps to get Partial credits).

Hint: First draw the truth table.

Problem 5 (4 Points)

Given the transistor level circuit below:



a) Fill out the following truth table.

Inputs			Output
A	B	C	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

b) Write the logical expression for the output Y with respect to inputs A, B, and C.

Problem 6 (5 Points)

Draw a finite state machine for recognizing the bit sequence “**1010**”. The machine takes one input every clock cycle which can be 1 or 0. The machine outputs a ‘1’ when the sequence **1010** is recognized; otherwise it outputs a ‘0’.


IMPORTANT: The machine should also recognize overlapping input sequences.

Sample Input	0100 1010 1010 1100
Sample Output	0000 0001 0101 0000

Problem 7 (4 Points)

Implement the following truth table using **one** 2:1 MUX block and **one** NOT gate. No other logic gates or blocks should be used. **Do not connect logic '1' or logic '0' directly as input to the MUX.**

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	1

**Problem 8 (3 Points)**


- Minimum number of flip flops required to detect the 9-bit sequence “**101101011**” is
- Number of address bits required to address a memory with an address space containing 4096 locations is
- In a Von Neumann model machine, the Program Counter (PC) holds

Problem 9 (2 Points)

Assume that you have a set of NAND gates and no other logic gates are available. What is the minimum number of two-input NAND gates required to implement a two-input NOR function?


Bonus Problem (3 Points)

a) What does the below circuit implement. Write its output in the form of a truth table. Inputs are A and C. Output is O.



A	C	O

b) What does the below circuit implement. Write its output in the form of a truth table. Inputs are A, B, and C. Output is O. You will notice that it is using the circuit we showed in part (a).



Inputs			Output
A	B	C	O
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

c) Write the output for the circuit in part (b) as a logic expression in terms of A, B, and C. You may use \bar{A} , \bar{B} , and \bar{C} in this formula.

SCRATCH PAGE: