Instructions: You must do this homework alone. Please hand in ONE copy of the homework listing your section number, full name (as appear in Learn@UW) and UW ID. You must staple all pages of your homework together to receive full credit.

Problem 1 (2 points)
Assume you have a 32-input multiplexer. How many output lines does this mux have? How many select lines does it have?

Problem 2 (2 points)
a) Draw a state diagram for a finite state machine that outputs 1 when a binary number with an odd number of 1’s is read. For example, for the input “001110111,” your machine should output “001011010.”
b) How many flip-flops are needed to implement the FSM designed in part a?

Problem 3 (6 points)
A logic circuit has two 2-bit unsigned binary numbers X[1:0] and Y[1:0] as the inputs and it has two 1-bit outputs. One of the outputs is ONE_GTR and the other is X1_XOR_Y1.

The ONE_GTR output is true when X[1:0] is one greater than Y[1:0]. For example, if X[1:0] is 01 and Y[1:0] is 10, ONE_GTR is false.

The X1_XOR_Y1 output is true when either X[1] or Y[1] is true, but not when both are true.

a) Construct a truth table for these two functions.
b) Write the logic equations for both functions.
c) Draw the Gate level circuit for ONE_GTR using AND, OR and NOT gates

Problem 4 (6 points)
a) Consider a finite state machine that outputs 1 for binary numbers that contain two occurrences of “110.” Give two examples of numbers for which the FSM would output 1.
b) Draw the FSM described in part a.
**Problem 5 (4 points)**

In this problem, we will prove that a NOR gate, by itself, is logically complete.

a) Construct a logic circuit that performs the AND function, a logic circuit that perform the OR function, and a logic circuit that perform the NOT function. Use only NOR gates in these three logic circuits.

b) Write the logic equation corresponding to each circuit. Use only NOR gates in these functions.

**Problem 6 (3 points)**

a) Draw a gate level diagram of a three-input decoder. You can use the two-input decoder in Figure 3.11a (given below) as an example. As in the figure, remember to note the input conditions that will make each output 1.

![Diagram of a two-input decoder](image)

**Figure 3.11** A two-input decoder

b) How many outputs does a seven-input decoder have?

**Problem 7 (3 points)**

Suppose a 32-bit instruction takes the following format:

<table>
<thead>
<tr>
<th>OPCODE</th>
<th>DR</th>
<th>SR1</th>
<th>SR2</th>
<th>UNUSED</th>
</tr>
</thead>
</table>

If there are 432 opcodes and 32 registers,
a) What is the minimum number of bits required to represent the OPCODE?

b) What is the minimum number of bits required to represent the destination register (DR) and the source registers (SR1 and SR2)?

c) What is the maximum number of UNUSED bits in the instruction encoding?

**Problem 8 (2 points)**

a) Assume that a machine cycle takes 1.25 nanoseconds. How many machine cycles happen in one second? (Hint: 1 nanosecond = $10^{-9}$ seconds).

(b) Assume further that a computer needs 16 cycles on average to process one instruction and that the computer processes instructions one at a time from beginning to end. In one second, how many instructions can the computer process?

**Problem 9 (2 points)**

Name the two components of an instruction and describe what information each contains.