### **HW4 Solutions (CS552 Spring 2013)**

#### **Problem 4**

xor \$1, \$2, \$3 and \$4, \$5, \$6 sub \$7, \$4, \$5 add \$5, \$1, \$5 sw \$4, 100(\$7) or \$4, \$7, \$4

There are 10 total dependencies, 6 of which are true.

True Dependencies (Read After Write):

- 1. xor\$1 -> add\$1
- 2. and\$4 -> sub\$4
- 3. and\$4 -> sw\$4
- 4. sub\$7 -> sw\$7
- 5. and\$4 -> or\$4
- 6. sub\$7 -> or\$7

Anti Dependencies (Write After Read):

- 7. sub\$5 -> add\$5
- 8. sub\$4 -> or\$4
- 8. and -> add
- 9. sw -> or

Output Dependency (Write After Write):

10. and\$4 -> or\$4

In the pipeline of Figure 4.41 (page 355 of COD4e), only dependencies 2 and 4 result in hazards. Dependencies 1 and 3 would normally result in a hazard but are already resolved by previous stalls.

Note: Since, we are considering the pipeline in Page 355, the result of previous instruction is available only at the end of WB stage.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
xor \$1, \$2, \$3	IF	ID	EX	М	WB										
and \$4, \$5, \$6		IF	ID	EX	М	WB									
sub \$7, \$4, \$5			IF	ID*	ID*	ID*	ID*	EX	М	WB					

add \$5, \$1, \$5		IF	IF*	IF*	IF*	ID	EX	М	WB				
sw \$4, 100(\$7)			*`	*	*	IF	ID	ID*	ID*	EX	М	WB	
or \$4, \$7, \$4							IF	ID	ID*	ID*	EX	М	WB

For the pipeline with forwarding (Figure 4.60 on page 375 of COD4e), all hazards are eliminated and 5 cycles are saved.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
xor \$1, \$2, \$3	IF	ID	EX	М	WB										
and \$4, \$5, \$6		IF	ID	EX	М	WB									
sub \$7, \$4, \$5			IF	ID	EX	М	WB								
add \$5, \$1, \$5				IF	ID	EX	М	WB							
sw \$4, 100(\$7)					IF	ID	EX	М	WB						
or \$4, \$7, \$4						IF	ID	EX	М	WB					

## Problem 5

# a)

Instructions involved	Register Involved	Type of data dependency
I1 & I2	\$3	True(RAW)
I1 & I4	\$3	True(RAW)
12 & 13	\$5	True(RAW)
12 & 14	\$5	Output(WAW)
I1 & I3	\$6	Anti(WAR)
13 & 14	\$6	True(RAW)
13 & 14	\$5	Anti(WAR)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
add \$3,\$4,\$6	IF	ID	EX	М	WB										
sub \$5,\$3,\$2				IF	ID	EX	М	WB							
lw \$6,100(\$5)							IF	ID	EX	М	WB				
add \$5,\$6,\$3										IF	ID	EX	М	WB	

c)

Instruction No.	Register Involved	Forwarding pipeline register	No of stalled cycles with forwarding
11 & 12	\$3	EX/MEM	0
12 & 13	\$5	EX/MEM	0
13 & 14	\$6	MEM	1
		/WB	

## Problem 6

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$s1,8(\$s0)	IF	ID	EX	М	WB										
sub \$s0,\$s1,\$S2		IF	ID	ID*	EX	М	WB								
add \$s0,\$s0,\$s1				IF	ID	EX	М	WB							
Check if Forward(F) or stall(S)			S		F	F									

## Problem 7

### On branch not taken:

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
beq	IF	ID	EX	М	WB										
add		*	*	*	IF	ID	EX	М	WB						

sub			IF	ID	EX	М	WB					
or				IF	ID	EX	М	WB				
add					IF	ID	ID*	ID*	EX	М	WB	

On branch taken:

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
beq	IF	ID	EX	М	WB										
add		*	*	*	IF	ID	EX	М	WB						

### **Problem 8**

A stall and flush can occur at the same time. This results in both cooperating and conflicting actions. Recall that a flush will turn all pipe stages into a nop and load the PC with a new value, while a stall will maintain the state of pipe stages prior to the stalling stage, turn the stage following into a nop, and keep the PC unchanged. The cooperating nop actions need no further attention, however an arbitration mechanism for dealing with conflicting actions must be implemented. The flush actions should take priority because it's action removes the hazard that causes the stall. To make sure this works correctly, the hazard detection unit that decides on a stall should take the flush signal into account.

### **Problem 9**

s1!= s2 – So, branches to Label

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
bne \$s1,\$s2,LABEL	IF	ID	EX	М	WB										
add \$t2,\$t1,\$s1 - (Flushed)		<del>IF</del>													
sw \$t2,4(\$s1)															
j EXIT															
LABEL: lw \$s1,4(\$s6)			IF	ID	EX	М	WB								
EXIT: addi \$s1,\$s1,4				*	IF	ID	EX	M	WB						

### **Problem 10**

- **a)** Always Not taken = 6/15 = 40%
- b) '1' BIT PREDICTOR

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Trace	Т	Т	N	Т	Т	Т	N	Т	N	Т	Т	N	N	N	Т
Predict	Т	Т	Т	N	Т	Т	Т	N	Т	N	Т	Т	N	N	N
Outcome	1	1	0	0	1	1	0	0	0	0	1	0	1	1	0

Prediction accuracy for 1 bit predictor = 7/15 = 46.67%

## c) '2' BIT PREDICTOR

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Trace	Т	Т	N	Т	Т	Т	N	Т	N	Т	Т	N	N	N	Т
Predict	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т	Т	N	N
Outcome	1	1	0	1	1	1	0	1	0	1	1	0	0	1	0

Prediction accuracy for 1 bit predictor = 9/15 = 60% **Problem 11** 

Same as midterm exam problem

	Cycle																			
Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
add \$1, \$2, \$3	F	D	Х	М	W															
sub \$4, \$2, \$5		F	D	D	D	Х	М	W												
or \$6, \$1, \$4			F	F	F	D	Χ	М	W											
and \$7, \$9, \$8						F	D	D	Х	М	W									
lw \$9, 4(\$7)							F	F	D	D	D	Х	М	W						
lw \$1, 16(\$9)									F	F	F	D	D	D	Х	М	W			
sw \$1, 4(\$7)												F	F	F	D	D	D	Х	М	W

### Problem 12

- Assembly instructions problem