




CS/ECE 552

Course Introduction

Prof. Karu Sankaralingam
(based on slides by Profs. Hu, Lipasti, and San Miguel)
University of Wisconsin – Madison
Computer Sciences Department

What is this course about?



Overview

- CS/ECE 552: basics of modern micro-processor design
- Related Courses
 - CS/ECE 252/352 (Prerequisites) – gates, logic, memory, organization
 - CS/ECE 252/354 (Prerequisites) – high-level language down to machine language interface or instruction set architecture (ISA)
 - ECE 551 – Verilog design of low level logic blocks
 - ECE 555 – Transistor level IC design
 - CS/ECE 752/757 – advanced topics of architecture, multi-core, parallel processing
 - CS 758 – advanced topics in architecture (recently: programming heterogeneous/parallel systems)
 - ME/CS/ECE 759 – GPU programming
 - Compiler (CS 536), Operating systems (CS 537) – system software

Coverage

- Performance
- Instruction set architecture (ISA): MIPS
- Basic data path implementation of ISA
- Pipelined data path (in great detail)
- Cache and Virtual memory
- Arithmetic algorithms: multiplication, division
- I/O
- Advanced topics:
 - Superscalar, multicore, security, GPUs

Lecture Format

- Before the lecture
 - Try to do the readings from the book
- During the lecture
 - Video lecture, slides and recording will be made available
 - Two in-class Quizzes
- After the lecture
 - Will work on homework problems. Homework will be due at start of class

Expected Course Outcomes

- Students will be able to:
 - use standard performance metrics to compare performance of different digital systems
 - compare and contrast different adder, multiplier, and divider implementations.
 - design a pipelined data path for a RISC (reduced instruction set computer) instruction set and be familiar with concepts of data dependence, pipelined hazards and out of order execution.
 - design basic data and control cache subsystems and understand basic memory organization
 - design a pipelined RISC micro-processor system with data cache using computer aided design tool and validate the correctness of the design using logic simulation.

CAD Tools

- Will use Verilog in class
- Install Verilog simulator
 - ModelSim
- Use remote desktop for simulation etc
- Can use Mentor local laptop install
 - Student license for ModelSim (usually good for 6 months):
https://www.mentor.com/company/higher_ed/modelsim-student-edition
 - CAE/CSL lab machines already have ModelSim installed
 - **Next Thursday:** tutorial on setting ModelSim setup

Relationship to ECE 551

- ECE 551
 - Focuses on function block level digital design using Verilog.
 - Comprehensive coverage of Verilog
 - More details on synthesis
- CS/ECE 552
 - Focuses on core level (processor level) digital system design
 - Architecture issues: Pipelined data path, cache and virtual memory
 - Verilog language usage will be restricted to a basic subset
 - Verilog design practices and tutorials will be covered primarily during TA-led discussion sessions.
 - Students will be assumed to have basic knowledge of Verilog and be able to start by designing simple digital modules in class.

Administrative Details

- Using Piazza for discussion + announcements
 - <https://piazza.com/wisc/fall2020/fa20ece552001/home>
 - Post questions here
- Course website:
<http://pages.cs.wisc.edu/~karu/courses/cs552/fall2020/wiki/>
 - Most important page is the **Course Calendar** page
 - Scores available on Canvas
 - Upload assignments to Canvas
- Lots more details in syllabus – please read

Staff & Office Hours

- Instructor: Karu Sankaralingam (CS 6367)
 - Office hours 9:15am to 10am on Tuesdays
 - Or by appointment
 - Email: karu@cs.wisc.edu
- TA: Guanzhou Hu
 - Office hours: TBD
 - Email: guanzhou.hu@wisc.edu

Textbook

- David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware Software Interface, Morgan Kaufmann Publishers, 5th Edition. ISBN: 9780124077263
- Note: there are three “5th” editions
 - We will be using the MIPS edition

Homework

- Homework
 - ~5 homework assignments, equally weighted
 - Due at start of class
 - Will also post practice HWs on some non-Verilog concepts
- Include components for the project

Course Project

- Project
 - Implement processor for WISC-SP20 ISA
 - Three main (Verilog) phases
 - Extra credit points available
 - Only individual projects
 - Demo and submit written report

Course Grading



- Grading
 - Homework 20%
 - Quizzes 10%
 - Project 70%

Course Logistics

- Web-page
- Piazza
- CSL Account
- VPN
- Remote Desktop
- ModelSim brief demo
- No Knowledge of Verilog necessary

Boolean logic

$$X = \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

$$= \bar{A} \cdot C \cdot (\bar{B} + B) + A \cdot \bar{B} \cdot C + A \cdot B \cdot (\bar{C} + C)$$

$$= \bar{A} \cdot C \cdot (1) + A \cdot \bar{B} \cdot C + A \cdot B \cdot (1)$$

$$= \bar{A} \cdot C + A \cdot \bar{B} \cdot C + A \cdot B$$

$$= \bar{A} \cdot C + A \cdot (\bar{B} \cdot C + B)$$

$$= \bar{A} \cdot C + A \cdot (B + \bar{B}) \cdot (B + C)$$

$$= \bar{A} \cdot C + A \cdot (1) \cdot (B + C)$$

$$= \bar{A} \cdot C + A \cdot (B + C)$$

$$= \bar{A} \cdot C + A \cdot B + A \cdot C$$

$$= C \cdot (\bar{A} + A) + A \cdot B$$

$$= C \cdot (1) + A \cdot B$$

$$= A \cdot B + C$$

$$A \cup A = A,$$

$$A \cup A' = S,$$

$$A \cup B = B \cup A,$$

$$A \cup S = S,$$

$$A \cup \phi = A,$$

$$A \cup (B \cap C) = (A \cup B) \cap C,$$

$$A \cup (B \cap C) = (A \cup B) \cap (A \cup C),$$

$$(A \cup B)' = A' \cap B',$$

$$A \cap A = A,$$

$$A \cap A' = \phi,$$

$$A \cap B = B \cap A,$$

$$A \cap S = A,$$


$$A \cap \phi = \phi,$$

$$A \cap (B \cap C) = (A \cap B) \cap C,$$


$$A \cap (B \cup C) = (A \cap B) \cup (A \cap C),$$

$$(A \cap B)' = A' \cup B',$$


Transistors



Logic gates



State machines



Programming, c or java

```
#include<stdio.h>
main() {
    int c, first, last, middle, n, search, array[100];
    printf("Enter number of elements\n");
    scanf("%d",&n);
    printf("Enter %d integers\n", n);
    for ( c = 0 ; c < n ; c++ )
        scanf("%d",&array[c]);
    printf("Enter value to find\n");
    scanf("%d",&search);
    first = 0; last = n - 1; middle = (first+last)/2;
    ....
```

Assembly language

```
lw $t0, 4($gp)      # fetch N
mult $t0, $t0, $t0  # N*N
lw $t1, 4($gp)      #fetch N
ori $t2, $zero, 3   # 3
mult $t1, $t1, $t2  # 3*N
add $t2, $t0, $t1   # N*N + 3*N
sw $t2, 0($gp)      # i = ...
```

You DO NOT need to know
Verilog

What You Will Learn


- How programs are translated into the machine language
 - And how the hardware executes them
- The hardware/software interface
- What determines program performance
 - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

Eight Great Ideas

- Design for *Moore's Law*
- Use *abstraction* to simplify design
- Make the *common case fast*
- Performance via *parallelism*
- Performance via *pipelining*
- Performance via *prediction*
- *Hierarchy* of memories
- *Dependability* via redundancy



Below Your Program




- Application software
 - Written in high-level language
- System software
 - Compiler: translates HLL code to machine code
 - Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources
- Hardware
 - Processor, memory, I/O controllers

Levels of Program Code

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data


High-level
language
program
(in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```



Assembly
language
program
(for MIPS)

```
swap:
  muli $2, $5,4
  add $2, $4,$2
  lw $15, 0($2)
  lw $16, 4($2)
  sw $16, 0($2)
  sw $15, 4($2)
  jr $31
```



Binary machine
language
program
(for MIPS)

```
000000001010000100000000000011000
000000000000110000001100000100001
100011000110001000000000000000000
100011001111001000000000000000100
101011001111001000000000000000000
101011000110001000000000000000100
00000011111000000000000000001000
```

Understanding Performance

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed

For Tuesday

- Read chapter 1.1 – 1.5