

U. Wisconsin CS/ECE 552 Introduction to Computer Architecture

Prof. Karu Sankaralingam

Arithmetic Part 1 (Chapter 3.1-3.5, B.5-B.6)

www.cs.wisc.edu/~karu/courses/cs552/

Slides combined and enhanced by Karu Sankaralingam from work by Falsafi, Hill, Marculescu, Nagle, Patterson, Roth, Rutenbar, Schmidt, Shen, Sohi, Sorin, Thottethodi, Vijaykumar, & Wood

Outline

- Representing Integers
 - Unsigned, 2's Complement
- Addition and subtraction
- Add/Sub ALU
 - full adder, ripple carry, subtraction,
- Carry lookahead
- Overflow
- Barrel shifter
- Defer: multiplication, division, floating-point

CS/ECE 552

(2)

Sankaralingam

Unsigned Integers

- Recall:
 - n bits give rise to 2^n combinations
 - let us call a string of 32 bits as " $b_{31} b_{30} \dots b_3 b_2 b_1 b_0$ "
- $f(b_{31} \dots b_0) = b_{31} \times 2^{31} + \dots + b_1 \times 2^1 + b_0 \times 2^0$
- Treat as normal binary number
 - e.g., 0 ... 011010101
 - $= 1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$
 - $= 128 + 64 + 16 + 4 + 1 = 213$
- max $f(111 \dots 11) = 2^{32} - 1 = 4,294,967,295$
- min $f(000 \dots 00) = 0$
- range $[0, 2^{32}-1] \Rightarrow \# \text{ values } (2^{32} - 1) - 0 + 1 = 2^{32}$

CS/ECE 552

(3)

Sankaralingam

More Generally

- Bits have no inherent meaning
- Conventions define meaning
 - E.g., represent negative integers?
 - Seek circuit simplicity & speed
- n bits can represent finite possibilities: 2^n
 - Integers countably infinite \rightarrow overflow
 - Reals uncountably infinite \rightarrow overflow, underflow, imprecise

CS/ECE 552

(4)

Sankaralingam

Integer Representation

Sign Magnitude:	One's Complement	Two's Complement
000 = +0	000 = +0	000 = +0
001 = +1	001 = +1	001 = +1
010 = +2	010 = +2	010 = +2
011 = +3	011 = +3	011 = +3
100 = -0	100 = -3	100 = -4
101 = -1	101 = -2	101 = -3
110 = -2	110 = -1	110 = -2
111 = -3	111 = -0	111 = -1

- Balance, number of zeros, ease of arithmetic

CS/ECE 552

(5)

Sankaralingam

Two's Complement Integers

- $f(b_{31} b_{30} \dots b_1 b_0) = -b_{31} \times 2^{31} + \dots + b_1 \times 2 + b_0 \times 2^0$
 - max $f(0111 \dots 11) = 2^{31} - 1 = 2147483647$
 - min $f(100 \dots 00) = -2^{31} = -2147483648$
(asymmetric)
- range $[-2^{31}, 2^{31}-1] \Rightarrow \# \text{values } (2^{31}-1 - -2^{31} + 1) = 2^{32}$
- E.g., -6
- 000 ... 0110 --> 111 ... 1001 + 1 --> 1111010

CS/ECE 552

(6)

Sankaralingam

Two's Complement Operations

- Negating a two's complement number: invert all bits and add 1
 - 1010 --> 0101 + 1 = 0110
 - 0110 --> 1001 + 1 = 1010
- Converting n bit numbers into numbers with more than n bits:
 - copy the most significant bit (the sign bit)
0010 --> 0000 0010
1010 --> 1111 1010
 - Called "sign extension"

CS/ECE 552

(7)

Sankaralingam

Sign extension

- Consider representation of -2:

3bit (decimal)	2-bit (decimal)
011 (+3)	
010 (+2)	
001 (+1)	01 (+1)
000 (0)	00 (0)
111 (-1)	11 (-1)
110 (-2)	10 (-2)
101 (-3)	
100 (-4)	

CS/ECE 552

(8)

Sankaralingam

Addition and Subtraction

- Similar to decimal (carry/borrow twos instead of tens)
- Identical operation for signed and unsigned

- E.g. Unsigned vs Signed

$$\begin{array}{r}
 0011 \quad 3 \\
 + 1010 \quad 10 \\
 \hline
 1101 \quad 13
 \end{array}
 \quad
 \begin{array}{r}
 3 \\
 -6 \\
 \hline
 -3
 \end{array}$$

CS/ECE 552

(9)

Sankaralingam

Interesting cases

- Show computation in 4-bit 2's complement representation
 $4+4$

$$(-4) + (-4)$$

- Overflow: later

CS/ECE 552

(10)

Sankaralingam


ALU bit-slice

- Bit-wise operation

- and, or, add

- Full adder?

- Sub?




CS/ECE 552

Sankaralingam

Full adder

- Three inputs and two outputs
- $Cout, s = F(a,b,Cin)$
 - $Cout$: only if at least two inputs are set
 - s : only if exactly one input or all three inputs are set
- Logic?




CS/ECE 552

(12)

Sankaralingam

Subtract

- $A - B = A + (-B)$
- form two complement by invert and add one




CS/ECE 552

(13)

Sankaralingam

Ripple-carry adder



CS/ECE 552

(14)

Sankaralingam

Problem : Slow

- Is a 32-bit ALU as fast as a 1-bit ALU?
 - Delay = 32x CP(Fast adder) + XOR
- Is there more than one way to do addition?
 - two extremes: ripple carry and sum-of-products
 - Flatten expressions to two levels

Can you see the ripple? How could you get rid of it?

$$\begin{aligned}c_1 &= b_0 c_0 + a_0 c_0 + a_0 b_0 \\c_2 &= b_1 c_1 + a_1 c_1 + a_1 b_1 \\c_3 &= b_2 c_2 + a_2 c_2 + a_2 b_2 \\c_4 &= b_3 c_3 + a_3 c_3 + a_3 b_3\end{aligned}$$

$$\begin{aligned}c_2 &= b_1(b_0 c_0 + a_0 c_0 + a_0 b_0) + a_1(b_0 c_0 + a_0 c_0 + a_0 b_0) + a_1 b_1 \\c_2 &= b_1 b_0 c_0 + b_1 a_0 c_0 + b_1 a_0 b_0 + a_1 b_0 c_0 + a_1 a_0 c_0 + a_1 a_0 b_0 + a_1 b_1 \\c_3 &= ? \\c_{31} &= ? \text{ Not feasible! Why? Exponential fanin}\end{aligned}$$

CS/ECE 552

(15)

Sankaralingam

Carry look-ahead


- An approach in-between our two extremes
- Motivation:
 - If we didn't know the value of carry-in, what could we do?
 - When would we always **generate** a carry?
 - When would we **propagate** the carry?
- $g_i = a_i b_i$
- $p_i = a_i + b_i$
- Did we get rid of the ripple?

CS/ECE 552

(16)

Sankaralingam


CLA: Plumbing Analogy



CS/ECE 552

Sankaralingam

Carry-lookahead adder



CS/ECE 552

Sankaralingam

Carry-Lookahead Adder


- Waitaminute!
 - Nothing has changed
 - Fanin problems if you flatten!
 - Linear fanin, not exponential
 - Ripple problem if you don't!
- Enables divide-and-conquer
- Figure out Generate and Propagate for 4-bits together
- Compute hierarchically

CS/ECE 552

(19)

Sankaralingam

Carry Lookahead adder







- Height of tree = $O(\lg(n))$
- 32 bit addition : $k * \lg(32) = k * 5$


CS/ECE 552

(20)

Sankaralingam



Computing C's




- Different tree.
- Note propagation order
- Worth spending some time to think about the intricacies

CS/ECE 552

(25)

Sankaralingam

Carry-selection: Guess



CS/ECE 552


(26)

Sankaralingam

Overflow

Decimal	Binary	Decimal	2's Complement
0	0000	0	0000
1	0001	-1	1111
2	0010	-2	1110
3	0011	-3	1101
4	0100	-4	1100
5	0101	-5	1011
6	0110	-6	1010
7	0111	-7	1001

- Examples: $7 + 3 = 10$ but ...
 $-4 - 5 = -9$ but ...




CS/ECE 552




Sankaralingam

Overflow

- Overflow: the result is too large (or too small) to represent properly
 - Example: $-8 \leq 4\text{-bit binary number} \leq 7$
- When adding operands with different signs, overflow cannot occur!
- Overflow occurs when adding:
 - 2 positive numbers and the sum is negative
 - 2 negative numbers and the sum is positive
- On your own: Prove you can detect overflow by:
 - Carry into MSB \oplus Carry out of MSB



CS/ECE 552




(28)

Sankaralingam

Overflow detection

- Carry into MSB \oplus Carry out of MSB
 - For N-bit ALU: Overflow = CarryIn[N - 1] XOR CarryOut[N - 1]



CS/ECE 552

(29)

Sankaralingam

Negative, Zero

- Required for conditional branches
- Zero
 - How?
 - NOR all 32 bits
 - Avoid 33rd bit (carry out)
- Negative may be required on overflow
 - If (a < b) jump : jump taken if a - b is negative
- Tempting to consider MSB
 - E.g. if (-5 < 4) branch
 - Branch should be taken, but (-5-4) computation results in overflow... so MSB is 0
 - E.g. if (7 < -3) branch
 - Branch should not be taken but (7 - (-3)) results in overflow... so MSB is 1.

CS/ECE 552

(30)

Sankaralingam

Shift


- E.g., Shift left logical for d<7:0> and shamt<2:0>
 - Using 2-1 muxes called Mux(select, in0, in1)
 - stage0<7:0> = Mux(shamt<0>, d<7:0>, 0 || d<7:1>)
 - stage1<7:0> = Mux(shamt<1>, stage0<7:0>, 00 || stage0<6:2>)
 - dout<7:0> = Mux(shamt<2>, stage1<7:0>, 0000 || stage1<3:0>)
- Other operations
 - Right shift
 - Arithmetic shifts
 - Rotate

CS/ECE 552

(31)

Sankaralingam

Barrel Shifter



CS/ECE 552

(32)

Sankaralingam