

U. Wisconsin CS/ECE 552
Introduction to Computer Architecture


Prof. Karu Sankaralingam

Single-Cycle Processor (5.1-5.4)

www.cs.wisc.edu/~karu/courses/cs552

Slides combined and enhanced by Karu Sankaralingam from work by Falsafi, Hill, Marculescu, Nagle, Patterson, Roth, Rutenbar, Schmidt, Shen, Sohi, Sorin, Thottethodi, Vijaykumar, & Wood

Processor Implementation



CS/ECE 552

(2)

Sankaralingam

Outline

- Sequential logic & Clocking methodology
- Single-Cycle Datapath - 1 CPI
- Single-Cycle Control
- Defer to Later
 - Multiple cycle implementation
 - Microprogramming
 - Exceptions

CS/ECE 552

(3)

Sankaralingam

Review Sequential Logic

- Logic is combinational if output is solely function of inputs
 - e.g., ALU
- Logic is sequential or "has state" if output is a function of
 - past and current inputs
 - past inputs "remembered" in "state"
 - but no magic!

CS/ECE 552


(4)

Sankaralingam

Review: D Latch

Interface →

Implementation:




- Clock high: $Q = D$, after some min to max propagate delay
- Clock low: Q , Q remain unchanged
- Sensitive to **clock level**

CS/ECE 552

(5)

Sankaralingam

Review: D Flip-flop




- D flip-flop - built from 2 D-latches
 - while clock high, D flows into 1st latch, but not 2nd
 - in 2nd Q retains old value
- Remember D at **falling edge** & propagate thru 2nd latch

CS/ECE 552

(6)

Sankaralingam

Review Latch vs. Flip-Flop



- Can build with flip-flops.
- Why does this fail for latch?
 - Q may rush via feedback path back to D before clock falls

CS/ECE 552

(7)

Sankaralingam

D-FF WriteEnable (forbidden design)


- What if D-FF state unchanged on some clock cycles?
- Logically add "WriteEnable"
- Implementation could AND Clock & WriteEnable
 - Called "clock gating" or "qualifying the clock"
 - Forbidden (in this class)
- Real designs do clock gating but tricky due to glitches

CS/ECE 552

(8)

Sankaralingam

D-FF WriteEnable (preferred design)



CS/ECE 552

(9)

Sankaralingam

552 Clocking Methodology Goals

- Simplicity → Correctness
- Restricts freedom but eliminates errors
- Allows design datapath/control without thinking about clocks


CS/ECE 552

(10)

Sankaralingam

552 Clocking Methodology Rules

- We provide D-FF design
- Use this D-FF for all processor state
- Same unqualified clock for all D-FFs
- Combinational logic must finish in one cycle



CS/ECE 552

(11)

Sankaralingam

552 Clocking Methodology Implications

- Clock Becomes Implicit
 - same clock; same edge; no glitches
- You concentrate on getting logic correct
- Clock cycle time determined by worst-case sequential logic delay (plus a little)
- When you're paid the big bucks, ...


CS/ECE 552

(12)

Sankaralingam

Processor Implementation


- Next : Single-Cycle Datapath



CS/ECE 552

(13)

Sankaralingam



CS/ECE 552

(14)

Sankaralingam

Outline

- Sequential logic design review
- Clocking methodology
- Datapath - 1 CPI**
 - single instruction, 2's complement, unsigned
- Control
- Multiple cycle implementation
- Microprogramming
- Exceptions


CS/ECE 552

(15)


Sankaralingam

Recap: Comb. Logic


- Adder



- ALU



- Mux




CS/ECE 552

(16)

Sankaralingam

Recap: Storage

- Register
 - for PC
- Register file
 - 32 registers
 - 2 read ports/buses
 - 1 write port/bus
- Memory
 - 1 input bus
 - 1 output bus
 - Not bidirectional




CS/ECE 552

(17)

Sankaralingam

Computer as State Machine




- Storage elements
 - Memory, Register file, PC
- Combinational elements
 - ALUs, Adders, Muxes

CS/ECE 552

(18)

Sankaralingam

Processor Implementation



- Implementation determines
 - CPI
 - Cycle time
- $\text{Inst. Count} = f(\text{interface, compiler})$
 - Interface = ISA, endianness etc.

CS/ECE 552

(19)

Sankaralingam

Datapath - 1 CPI

- Assumption: Get one whole instruction done in one long cycle
 - fetch, decode/read operands, execute, memory, writeback
 - useful way to represent steps and identify required datapath elements: RTL
- For single instruction
- Put it together

CS/ECE 552

(20)

Sankaralingam

Register Transfer Language

- RTL gives the meaning of the instructions
- All start by fetching the instruction

$op \mid rs \mid rt \mid rd \mid shamt \mid funct = MEM[PC]$
 $op \mid rs \mid rt \mid Imm16 = MEM[PC]$

Register Transfers

ADDU $R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$
SUBU $R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$
ORI $R[rt] \leftarrow R[rs] + zero_ext(Imm16); \quad PC \leftarrow PC + 4$
LOAD $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; \quad PC \leftarrow PC + 4$
STORE $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rt]; \quad PC \leftarrow PC + 4$
BEQ if $(R[rs] == R[rt])$ then $PC \leftarrow PC + sign_ext(Imm16) \parallel 00$
 else $PC \leftarrow PC + 4$


CS/ECE 552

(21)


Sankaralingam

A Simple Implementation


- ADD and SUB
 - $addU \ rd, rs, rt$
 - $subU \ rd, rs, rt$




- OR Immediate:
 - $ori \ rt, rs, imm16$



- LOAD and STORE Word
 - $lw \ rt, rs, imm16$
 - $sw \ rt, rs, imm16$



- BRANCH:
 - $beq \ rs, rt, imm16$




CS/ECE 552

(22)

Sankaralingam

Fetch Instructions

- Fetch instruction, then update PC
- PC updated (at the end of) every cycle
 - What if no branches or jumps?





CS/ECE 552

(23)

Sankaralingam

ALU Instructions

- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Example: $addU \ rd, rs, rt$
 - Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
 - ALUctr and RegWr: control logic after decoding the instruction




CS/ECE 552

(24)

Sankaralingam


Logical operation with Immediate

- $R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$




Load Instruction

- $R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[imm16]]$ Example: lw rt, imm16(rs)



Store Instruction

- $\text{Mem}[R[rs] + \text{SignExt}[imm16]] \leftarrow R[rt]$ Example: sw rt, imm16(rs)



Conditional Branch Instruction

- beq rs, rt, imm16
 - $IR = \text{Mem}[PC]$ // Fetch the instruction from memory
 - $\text{Equal} \leftarrow R[rs] == R[rt]$ // Calculate the branch condition
 - if (COND eq 0) // Calculate the next instruction's address
 - $PC \leftarrow PC + 4 + (\text{SignExt}(imm16) \times 4)$
 - else
 - $PC \leftarrow PC + 4$

What is this?

CS/ECE 552



(28)

Sankaralingam

Datapath for 'beq'

- beq rs,rt,imm16


- Datapath generates condition (equal)



Summary


- For a given instruction
 - Describe operation in RTL
 - Use ALUs, Registers, Memory, adders to achieve reqd. functionality
- To add instructions
 - Rinse and repeat
 - Reuse components by using muxes
- Controls : later
 - Selection controls for muxes
 - ALU controls for ALU ops
 - Register address controls
 - Write enables for registers/memory

Cycletime




- What should the clock period be?
 - Enough to compute the next state values
 - Propagation clk-to-Q (new state)
 - Comb. Logic delay
 - Setup requirements

Timing: R-type inst




"lw" Instruction

- Longer critical path
- lower bound on cycle time




Critical Path (Load Operation) =
 PC's Clk-to-Q +
 Instruction Memory's Access Time +
 Register File's Access Time +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Setup Time for Register File Write +
 Clock Skew

Worst case timing



Single-cycle Datapath



- Performance Implications
 - Minimize all three
 - Insts/prog fixed -- $f(\text{interface, compiler})$
 - $\text{CPI} = 1$: As good as it gets (*)
 - Clock cycle time : high, "lw" critical path


CS/ECE 552

(36)

Sankaralingam

Processor Implementation

- Next : Control for Single-Cycle Datapath




CS/ECE 552

(37)

Sankaralingam

Control for Datapath




CS/ECE 552

(38)

Sankaralingam

Controls for Add Operation

- $R[rd] = R[rs] + R[rt]$




CS/ECE 552

(39)

Sankaralingam

Meaning of Control Signals

- rs, rt, rd and imm16 hardwired in datapath
- nPC_sel: 0 $\Rightarrow$ PC $\leftarrow$ PC + 4; 1 $\Rightarrow$ PC $\leftarrow$ PC + 4 + SignExt(Imm16) || 00




CS/ECE 552

(40)

Sankaralingam


Meaning of Control Signals

- ExtOp: "zero", "sign"
- ALUSrc: 0 => regB; 1 => imm
- ALUctr: "add", "sub", "or"
- MemWr: write memory
- MemtoReg: 1 => Mem
- RegDst: 0 => "rt"; 1 => "rd"
- RegWr: write dest register




ORI Controls: Worksheet

- $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




ORI Controls: Solution

- $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




LW Controls

- $R[rt] \leftarrow \text{Data Memory} \{R[rs] + \text{SignExt}[imm16]\}$




SW Controls: Worksheet

- $R[rt] \rightarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




SW Controls: Worksheet

- $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$



BEQ Controls

- if $(R[rs] - R[rt] == 0)$ then Zero $\leftarrow 1$; else Zero $\leftarrow 0$



Summary of Control Signals

inst Register Transfer

```

ADD    R[rd] ← R[rs] + R[rt];          PC ← PC + 4
        ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"

SUB     R[rd] ← R[rs] - R[rt];          PC ← PC + 4
        ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"

ORI R[rt] ← R[rs] + zero_ext(Imm16);    PC ← PC + 4
        ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"

LOAD   R[rt] ← MEM[ R[rs] + sign_ext(Imm16)]; PC ← PC + 4
        ALUSrc = Im, Extop = "Sn", ALUctr = "add",
        MentoReg, RegDst = rt, RegWr, nPC_sel = "+4"

STORE  MEM[ R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4
        ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"

BEQ     if ( R[rs] == R[rt] ) then PC ← PC + sign_ext(Imm16) || 00 else PC ← PC + 4;
        ALUSrc = RegB, nPC_sel = "Beq AND equal", ALUctr = "sub"
    
```

CS/ECE 552

(48)

Sankaralingam

Control Logic

- Logic must generate appropriate signals for all instructions
- Summary slide (previous)
 - A way of representing the truth table
- First:
 - Equations in terms of opcodes
- Next
 - Equations in terms of instruction bits

CS/ECE 552

(49)

Sankaralingam

Controls: Logic equations

- $nPC_sel \leftarrow \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- $ALUSrc \leftarrow \text{if } (OP == "R\text{-type}") \text{ then "regB" } \text{elseif } (OP == BEQ) \text{ then regB, else "imm"}$
- $ALUctr \leftarrow \text{if } (OP == "R\text{-type}") \text{ then } \text{funct} \text{elseif } (OP == ORI) \text{ then "OR" } \text{elseif } (OP == BEQ) \text{ then "sub" } \text{else "add"}$
- $ExtOp \leftarrow \underline{\hspace{2cm}}$
- $MemWr \leftarrow \underline{\hspace{2cm}}$
- $MemtoReg \leftarrow \underline{\hspace{2cm}}$
- $RegWr \leftarrow \underline{\hspace{2cm}}$
- $RegDst \leftarrow \underline{\hspace{2cm}}$

CS/ECE 552

(50)

Sankaralingam

Controls: Logic equations

- $nPC_sel \leftarrow \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- $ALUSrc \leftarrow \text{if } (OP == "R\text{-type}") \text{ then "regB" } \text{elseif } (OP == BEQ) \text{ then regB, else "imm"}$
- $ALUctr \leftarrow \text{if } (OP == "R\text{-type}") \text{ then } \text{funct} \text{elseif } (OP == ORI) \text{ then "OR" } \text{elseif } (OP == BEQ) \text{ then "sub" } \text{else "add"}$
- $ExtOp \leftarrow \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
- $MemWr \leftarrow (OP == Store)$
- $MemtoReg \leftarrow (OP == Load)$
- $RegWr \leftarrow \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ then } 0 \text{ else } 1$
- $RegDst \leftarrow \text{if } ((OP == Load) \parallel (OP == ORI)) \text{ then } 0 \text{ else } 1$

CS/ECE 552

(51)

Sankaralingam

Truth Table summary

See Appendix A



	10 0000	10 0010	We Don't Care :-)					
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub	ori	lw	sw	beq	jump	
RegDst	1	1	0	0	x	x	x	
ALUSrc	0	0	1	1	1	0	x	
MemtoReg	0	0	0	1	x	x	x	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
nPCsel	0	0	0	0	0	1	0	
Jump	0	0	0	0	0	0	1	
ExtOp	x	x	0	1	1	x	x	
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx	

R-type	31	26	21	16	11	6	0	
	op	rs	rt	rd	shamt	funct		add, sub
I-type	31	26	21	16	11	6	0	
	op	rs	rt					ori, lw, sw, beq
J-type	31	26	21	16	11	6	0	
	op							jump

CS/ECE 552


(52)

Sankaralingam

Local vs Global Control

• One more layer of abstraction

- ALUctr $\leftarrow$ if (OP == "R-type") then **func**
 elseif (OP == ORI) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"




CS/ECE 552

(53)

Sankaralingam

Global Control: Truth Table

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx




CS/ECE 552

(54)

Sankaralingam

Encoding



- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx


CS/ECE 552

(55)

Sankaralingam

Global Control: Truth Table

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<2:0>	"R-type"	Or	Add	Add	Subtract	xxx
	(100)	(010)	(000)	(000)	(001)	



CS/ECE 552


(56)

Sankaralingam


Truth Table for RegWrite

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0


- $\text{RegWrite} = \text{R-type} + \text{ori} + \text{lw}$
 $= \text{op}\langle 5 \rangle \& \text{op}\langle 4 \rangle \& \text{op}\langle 3 \rangle \& \text{op}\langle 2 \rangle \& \text{op}\langle 1 \rangle \& \text{op}\langle 0 \rangle$ (R-type)
 $+ \text{op}\langle 5 \rangle \& \text{op}\langle 4 \rangle \& \text{op}\langle 3 \rangle \& \text{op}\langle 2 \rangle \& \text{op}\langle 1 \rangle \& \text{op}\langle 0 \rangle$ (ori)
 $+ \text{op}\langle 5 \rangle \& \text{op}\langle 4 \rangle \& \text{op}\langle 3 \rangle \& \text{op}\langle 2 \rangle \& \text{op}\langle 1 \rangle \& \text{op}\langle 0 \rangle$ (lw)



PLA implementation



Putting it all together



Outline

- Sequential logic & Clocking methodology
- Single-Cycle Datapath - 1 CPI
- Single-Cycle Control
- Defer to Later
 - Multiple cycle implementation
 - Microprogramming
 - Exceptions

CS/ECE 552

(60)

Sankaralingam