

**U. Wisconsin CS/ECE 552**  
**Introduction to Computer Architecture**


Prof. Karu Sankaralingam

**Single-Cycle Processor (5.1-5.4)**

[www.cs.wisc.edu/~karu/courses/cs552](http://www.cs.wisc.edu/~karu/courses/cs552)

Slides combined and enhanced by Karu Sankaralingam from work  
by Falsafi, Hill, Marculescu, Nagle, Patterson, Roth,  
Rutenbar, Schmidt, Shen, Sohi, Sorin, Thottethodi, Vijaykumar, &  
Wood

**Processor Implementation**



CS/ECE 552

(2)

Sankaralingam

**Outline**

- Sequential logic & Clocking methodology
- Single-Cycle Datapath - 1 CPI
- Single-Cycle Control
- Defer to Later
  - Multiple cycle implementation
  - Microprogramming
  - Exceptions

CS/ECE 552

(3)

Sankaralingam

**Review Sequential Logic**


- Logic is combinational if output is solely function of inputs
  - e.g., ALU
- Logic is sequential or "has state" if output is a function of
  - past and current inputs
  - past inputs "remembered" in "state"
  - but no magic!

CS/ECE 552

(4)

Sankaralingam

## Review: D Latch




- Clock high:  $Q = D$ , after some min to max propagate delay
- Clock low:  $Q, \bar{Q}$  remain unchanged
- Sensitive to **clock level**

CS/ECE 552

(5)

Sankaralingam

## Review: D Flip-flop




- D flip-flop - built from 2 D-latches
  - while clock high, D flows into 1st latch, but not 2nd
  - in 2nd Q retains old value
- Remember D at **falling edge** & propagate thru 2nd latch

CS/ECE 552

(6)

Sankaralingam

## Review Latch vs. Flip-Flop



- Can build with flip-flops.
- Why does this fail for latch?
  - Q may rush via feedback path back to D before clock falls

CS/ECE 552

(7)

Sankaralingam

## D-FF WriteEnable (forbidden design)



- What if D-FF state unchanged on some clock cycles?
- Logically add "WriteEnable"
- Implementation could AND Clock & WriteEnable
  - Called "clock gating" or "qualifying the clock"
  - Forbidden (in this class)
- Real designs do clock gating but tricky due to glitches

CS/ECE 552

(8)

Sankaralingam

## D-FF WriteEnable (preferred design)



CS/ECE 552

(9)

Sankaralingam

## 552 Clocking Methodology Goals

- Simplicity → Correctness
- Restricts freedom but eliminates errors
- Allows design datapath/control without thinking about clocks


CS/ECE 552

(10)

Sankaralingam

## 552 Clocking Methodology Rules

- We provide D-FF design
- Use this D-FF for all processor state
- Same unqualified clock for all D-FFs
- Combinational logic must finish in one cycle



CS/ECE 552

(11)

Sankaralingam

## 552 Clocking Methodology Implications

- Clock Becomes Implicit
  - same clock; same edge; no glitches
- You concentrate on getting logic correct
- Clock cycle time determined by worst-case sequential logic delay (plus a little)
- When you're paid the big bucks, ...


CS/ECE 552

(12)

Sankaralingam

## Processor Implementation


- Next : Single-Cycle Datapath



CS/ECE 552

(13)

Sankaralingam



## Outline

- Sequential logic design review
- Clocking methodology
- **Datapath - 1 CPI**
  - single instruction, 2's complement, unsigned
- Control
- Multiple cycle implementation
- Microprogramming
- Exceptions

CS/ECE 552

(15)

Sankaralingam



## Recap: Comb. Logic

- Adder
- ALU
- Mux


CS/ECE 552

(16)

Sankaralingam




Sankaralingam



## Recap: Storage

- Register
  - for PC
- Register file
  - 32 registers
  - 2 read ports/buses
  - 1 write port/bus
- Memory
  - 1 input bus
  - 1 output bus
  - Not bidirectional


CS/ECE 552



(17)

Sankaralingam

## Computer as State Machine




- Storage elements
  - Memory, Register file, PC
- Combinational elements
  - ALUs, Adders, Muxes

CS/ECE 552

(18)

Sankaralingam

## Processor Implementation



- Implementation determines
  - CPI
  - Cycle time
- Inst. Count = f(interface, compiler)
  - Interface = ISA, endianness etc.

CS/ECE 552

(19)

Sankaralingam

## Datapath - 1 CPI

- Assumption: Get one whole instruction done in one long cycle
  - fetch, decode/read operands, execute, memory, writeback
  - useful way to represent steps and identify required datapath elements: RTL
- For single instruction
- Put it together

CS/ECE 552

(20)

Sankaralingam

## Register Transfer Language

- RTL gives the meaning of the instructions
- All start by fetching the instruction

$op | rs | rt | rd | shamt | funct = \text{MEM}[ PC ]$   
 $op | rs | rt | \text{Imm16} = \text{MEM}[ PC ]$

### inst Register Transfers

ADDU	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
SUBU	$R[rd] \leftarrow R[rs] - R[rt];$	$PC \leftarrow PC + 4$
ORi	$R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16});$	$PC \leftarrow PC + 4$
LOAD	$R[rt] \leftarrow \text{MEM}[ R[rs] + \text{sign\_ext}(\text{Imm16}) ];$	$PC \leftarrow PC + 4$
STORE	$\text{MEM}[ R[rs] + \text{sign\_ext}(\text{Imm16}) ] \leftarrow R[rt];$	$PC \leftarrow PC + 4$
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$	

CS/ECE 552

(21)

Sankaralingam

## A Simple Implementation

### ADD and SUB

- addU rd, rs, rt
- subU rd, rs, rt

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	

6 bits 5 bits 5 bits 5 bits 5 bits 6 bits

### OR Immediate:

- ori rt, rs, imm16

31	26	21	16	0
op	rs	rt	immediate	

6 bits 5 bits 5 bits 16 bits

### LOAD and STORE Word

- lw rt, rs, imm16
- sw rt, rs, imm16

31	26	21	16	0
op	rs	rt	immediate	

6 bits 5 bits 5 bits 16 bits

### BRANCH:

- beq rs, rt, imm16

31	26	21	16	0
op	rs	rt	immediate	

6 bits 5 bits 5 bits 16 bits


CS/ECE 552

(22)

Sankaralingam

## Fetch Instructions

- Fetch instruction, then update PC
- PC updated (at the end of) every cycle
- What if no branches or jumps?




CS/ECE 552

(23)

Sankaralingam

## ALU Instructions

- $R[rd] \leftarrow R[rs] op R[rt]$  Example: addU rd, rs, rt
- Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction



CS/ECE 552

(24)

Sankaralingam


## Logical operation with Immediate

- The diagram illustrates the internal logic for the  $R[rt] \leftarrow R[rs] \text{ op } \text{ZeroExt}[imm16]$  instruction. The process starts with the MUX selection logic (RegDst) determining the Rd and Rt signals. These, along with RegWr, Rs, and the immediate value imm16 (16 bits), are used to select the appropriate source for the ALU. The ALU also receives busA (32-bit) and busB (32-bit) as inputs. The ALU's output is then converted back to a 32-bit format by another MUX and ALU. Finally, the result is written back to the register file via busW.




# Load Instruction

- $R[rt] \leftarrow Mem[R[rs] + SignExt[imm16]]$       Example: `Iw rt, imm16(rs)`




## Store Instruction

- $\text{Mem}[\text{R}[rs] + \text{SignExt}[\text{imm16}] \leftarrow \text{R}[rt]]$       Example: `sw rt, imm16(rs)`



## Conditional Branch Instruction





- `beq rs, rt, imm16`
    - `IR = Mem[PC]` // Fetch the instruction from memory
    - `Equal <- R[rs] == R[rt]` // Calculate the branch condition
    - if (`COND eq 0`) // Calculate the next instruction's address
      - $PC \leftarrow PC + 4 + (\text{SignExt}(imm16) \times 4)$
    - else
      - $PC \leftarrow PC + 4$

## What is this?

## Datapath for 'beq'

- beq rs, rt, imm16

- Datapath generates condition (equal)



## Summary

- For a given instruction
  - Describe operation in RTL
  - Use ALUs, Registers, Memory, adders to achieve reqd. functionality
- To add instructions
  - Rinse and repeat
  - Reuse components by using muxes
- Controls : later
  - Selection controls for muxes
  - ALU controls for ALU ops
  - Register address controls
  - Write enables for registers/memory

CS/ECE 552

(31)

Sankaralingam


- ## Cycletime
- 
- Diagram illustrating cycletime. The cycletime is the total time from the start of the clock to the end of the logic's output. It consists of the setup time (from the start of the clock to the start of the storage's output) and the propagation delay through the combinational logic.
- What should the clock period be?
    - Enough to compute the next state values
      - Propagation clk-to-Q (new state)
      - Comb. Logic delay
      - Setup requirements

CS/ECE 552

(32)


Sankaralingam

## Timing: R-type inst




## "lw" Instruction


- Longer critical path  
- lower bound on cycletime



## Worst case timing



## Single-cycle Datapath



- Performance Implications
  - Minimize all three
  - Insts/prog fixed --  $f(\text{interface}, \text{compiler})$
  - CPI = 1 : As good as it gets (\*)
  - Clock cycle time : high, "lw" critical path


CS/ECE 552

(36)

Sankaralingam

## Processor Implementation

- Next : Control for Single-Cycle Datapath




CS/ECE 552

(37)

Sankaralingam

## Control for Datapath




CS/ECE 552

(38)

Sankaralingam

## Controls for Add Operation

- $R[rd] = R[rs] + R[rt]$




CS/ECE 552

(39)

Sankaralingam

## Meaning of Control Signals

- $rs, rt, rd$  and  $imm16$  hardwired in datapath
- $nPC\_sel$ :  $0 \Rightarrow PC \leftarrow PC + 4$ ;  $1 \Rightarrow PC \leftarrow PC + 4 + \text{SignExt}(Imm16) \mid\mid 00$




CS/ECE 552

(40)

Sankaralingam


## Meaning of Control Signals

- ExtOp: "zero", "sign"
  - 0 => regB; 1 => immed
- ALUsrc: "add", "sub", "or"
- ALUctr: "zero", "sign"




## ORI Controls: Worksheet

- $R[rt] \leftarrow R[rs]$  or  $\text{ZeroExt}[Imm16]$




## ORI Controls: Solution

- $R[rt] \leftarrow R[rs]$  or  $\text{ZeroExt}[Imm16]$




## LW Controls

- $R[rt] \leftarrow \text{Data Memory} \{R[rs] + \text{SignExt}[imm16]\}$



## SW Controls: Worksheet

- $R[rt] \rightarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




CS/ECE 552

(45)

Sankaralingam

## SW Controls: Worksheet

- $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




CS/ECE 552

(4)

Sankaralingam

## BEQ Controls

- if ( $R[rs] - R[rt] == 0$ ) then Zero  $\leftarrow 1$ ; else Zero  $\leftarrow 0$



CS/ECE 552

(47)

Sankaralingam

## Summary of Control Signals

## inst Register Transfer

```

ADD   R[rd] <- R[rs] + R[rt];          PC <- PC + 4
      ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"
      ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"

SUB   R[rd] <- R[rs] - R[rt];          PC <- PC + 4
      ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "-4"
      ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "-4"

ORI   R[rt] <- R[rs] + zero_ext(Imm16);    PC <- PC + 4
      ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"
      ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"

LOAD  R[rd] <- MEM[ R[rs] + sign_ext(Imm16) ];    PC <- PC + 4
      ALUsrc = Im, Extop = "Sn", ALUctr = "add",
      MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"
      ALUsrc = Im, Extop = "Sn", ALUctr = "add",
      MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"

STORE MEM[ R[rs] + sign_ext(Imm16) ] <- R[rd];    PC <- PC + 4
      ALUsrc = Im, Extop = "Sr", ALUctr = "add", MemWr, nPC_sel = "+4"
      ALUsrc = Im, Extop = "Sr", ALUctr = "add", MemWr, nPC_sel = "+4"

BEQ   if ( R[rs] == R[rt] ) then PC <- PC + sign_ext(Imm16) || 00 else PC <- PC + 4;
      ALUsrc = RegB, nPC_sel = "Beg And equal", ALUctr = "sub"
      ALUsrc = RegB, nPC_sel = "Beg And equal", ALUctr = "sub"

```

CS/ECE 552

(48)

Sankaralingam

## Control Logic

- Logic must generate appropriate signals for all instructions
- Summary slide (previous)
  - A way of representing the truth table
- First:
  - Equations in terms of opcodes
- Next
  - Equations in terms of instruction bits

CS/ECE 552

(49)

Sankaralingam

## Controls: Logic equations

- nPC\_sel  $\Leftarrow$  if (OP == BEQ) then EQUAL else 0
- ALUsrc  $\Leftarrow$  if (OP == "R-type") then "regB"  
elseif (OP == BEQ) then regB, else "imm"
- ALUctr  $\Leftarrow$  if (OP == "R-type") then funct  
elseif (OP == ORI) then "OR"  
elseif (OP == BEQ) then "sub"  
else "add"
- ExtOp  $\Leftarrow$  \_\_\_\_\_
- MemWr  $\Leftarrow$  \_\_\_\_\_
- MemtoReg  $\Leftarrow$  \_\_\_\_\_
- RegWr:  $\Leftarrow$  \_\_\_\_\_
- RegDst:  $\Leftarrow$  \_\_\_\_\_

CS/ECE 552

(50)

Sankaralingam

## Controls: Logic equations

- nPC\_sel  $\Leftarrow$  if (OP == BEQ) then EQUAL else 0
- ALUsrc  $\Leftarrow$  if (OP == "R-type") then "regB"  
elseif (OP == BEQ) then regB, else "imm"
- ALUctr  $\Leftarrow$  if (OP == "R-type") then funct  
elseif (OP == ORI) then "OR"  
elseif (OP == BEQ) then "sub"  
else "add"
- ExtOp  $\Leftarrow$  if (OP == ORI) then "zero" else "sign"
- MemWr  $\Leftarrow$  (OP == Store)
- MemtoReg  $\Leftarrow$  (OP == Load)
- RegWr:  $\Leftarrow$  if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst:  $\Leftarrow$  if ((OP == Load) || (OP == ORI)) then 0 else 1

CS/ECE 552

(51)

Sankaralingam

## Truth Table summary

See Appendix A	func op	We Don't Care :-)						
		10 0000	10 0010	00 0000	00 1101	10 0011	10 1011	00 0100
		add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x	x
ALUsrc	0	0	1	1	1	0	x	x
MemtoReg	0	0	0	1	x	x	x	x
RegWrite	1	1	1	1	0	0	0	0
MemWrite	0	0	0	0	1	0	0	0
nPCsel	0	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x	
ALUctr=2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx	

R-type	31	26	21	16	11	6	0	add, sub
I-type	op	rs	rt	rd	shamt	funct		ori, lw, sw, beq
J-type	op	target address						jump


CS/ECE 552

Sankaralingam

## Local vs Global Control

- One more layer of abstraction

• ALUctr  
 $\leftarrow$  if ( $OP == "R\text{-type}"$ ) then **funct**  
 elseif ( $OP == OR$ ) then "OR"  
 elseif ( $OP == BEQ$ ) then "sub"  
 else "add"




CS/ECE 552

(53)

Sankaralingam

## Global Control: Truth Table

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
R-type	ori	lw	sw	beq	jump	
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx




CS/ECE 552

(54)

Sankaralingam

## Encoding



- In this exercise, ALUop has to be 2 bits wide to represent:
  - (1) "R-type" instructions
  - "I-type" instructions that require the ALU to perform:
    - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
  - (1) "R-type" instructions
  - "I-type" instructions that require the ALU to perform:
    - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx


CS/ECE 552

(55)

Sankaralingam

## Global Control: Truth Table

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
R-type	ori	lw	sw	beq	jump	
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<2:0>	"R-type"	Or	Add	Add	Subtract	xxx
	(100)	(010)	(000)	(000)	(001)	




CS/ECE 552

(56)


Sankaralingam

### Truth Table for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
R-type	ori	lw	sw	beq	jump	
RegWrite	1	1	1	0	0	0



### PLA implementation



### Putting it all together



### Outline

- Sequential logic & Clocking methodology
- Single-Cycle Datapath - 1 CPI
- Single-Cycle Control
- Defer to Later
  - Multiple cycle implementation
  - Microprogramming
  - Exceptions

CS/ECE 552

(60)

Sankaralingam