From CS552 Course Wiki: Spring 2013

Main: Project Modules Provided

You may use the the following pre-built Verilog modules in your project. These do not follow the Verilog rule, so do not run Vcheck on them.



Retrieved from http://pages.cs.wisc.edu/~karu/courses/cs552/spring2013/wiki/index.php/Main/ProjectModulesProvided
Page last modified on January 17, 2013, at 02:54 PM