Problem 4:

1. Sign-extend = 00000000000000000000000000010100
   Jump shift-left-2 = 00110001000000000001010000

2. ALUop = 00
   Instruction = 010100

3. NewPC = PC+4
   Path = PC to ADD to branch-mux to jump-mux to PC

4. WrReg-mux = 2 or 0
   ALU-mux = 20
   Mem/ALU-mux = X
   Branch-mux = PC+4
   Jump-mux = PC+4

5. ALU = -3 and 20
   Add (PC4) = PC and 4
   Add (branch) = PC+4 and 20*4

6. ReadReg 1 = 3
   ReadReg 2 = 2
   WriteReg = 2 or 0
   WriteData = X
   RegWrite = 0

Problem 5:

1. Pipelined = 350ps
   Single-Cycle = 1250 ps

2. Pipelined = 1750ps
   Single-Cycle = 1250

3. Stage to split = ID
   New Cycle Time = 300ps

4. 35%

5. 65%

6. Multi-cycle execution time is 4.2 times pipelined execution
   Single-cycle execution time is 3.57 times pipelined execution
Problem 6:

1. RAW on R1 from I1 to I2 and I3
   RAW on R2 from I2 to I3
   WAR on R2 from I1 to I2
   WAR on R1 from I2 to I3
   WAW on R1 from I1 to I3

2. Add 2 NOPs between each instruction for RAW hazards on R1 and R2

3. No hazards

4. No forwarding = 1980ps
   Forwarding = 1680ps
   Speedup = 1.18

5. No NOPs needed

6. No forwarding = 1980ps
   ALU-ALU forwarding = 1470ps
   Speedup = 1.35

Problem 7:

1. RegWrite = 1
   MemRead = 0
   ALUMux = 0
   MemWrite = 0
   ALUop = AND
   RegMux = 0
   Branch = 0

2. All except data memory, immediate sign-extender, and branch adder

3. Not used = branch adder
   No output = data memory

Problem 8:

Easiest = “bit equal” – would only need an optional negation after the xor

Medium = “replace under mask” – would require new function for ALU

Hard = “split register” – This requires writing two registers which would require an additional data path through many of the stages and an additional write port for the register file
Problem 9:

Ripple-Carry

\[ S_3, S_2, S_1, S_0 \]

 Carry-Select:

\[ S_{3-0}, S_{7-4} \]

Dotted line: Critical Path
\( (A_0 \lor B_0) \to S_{7-4} \)

Delay = \( 10 \times \text{nand2} + 1 \times \text{not} \)
\[ = 12.9 \tau \]
Problem 10:

Legends
1) Boxes with white shading indicates combinational logic
2) Boxes with gray shading indicates clocked elements (All clocked elements are fed by clk and rst which is not indicated in the schematic)
3) Black lines indicate signals in the data path
4) Blue lines indicate signals in the control path

32 bit divider
State Machine:

Inputs: (divisor==0, divide_start, remainder<0, count2controller_cnt_done)
<table>
<thead>
<tr>
<th>Moore state machine's current state</th>
<th>divider_busydile</th>
<th>divideby0_err</th>
<th>result_valid</th>
<th>controller2_count_cnt_en</th>
<th>controller2_count_cnt_rst</th>
<th>controller2_leftser_low_10r0</th>
<th>controller2_addorsub</th>
<th>controller2_remainder_wr_en</th>
<th>controller2_muxsel</th>
<th>controller2_shift_en</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idle</td>
<td>0 0 0 0</td>
<td>0 1 0 x 1</td>
<td>0 0</td>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Error</td>
<td>1 1 1 x</td>
<td>x x</td>
<td>x x x x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Done</td>
<td>1 0 1 x</td>
<td>x</td>
<td>x x x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S-eq</td>
<td>1 0 0 0</td>
<td>0 0 x</td>
<td>0 1 1 0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>S0</td>
<td>1 0 0 1</td>
<td>0 1 x</td>
<td>0 0 1 1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>S1</td>
<td>1 0 0 1</td>
<td>0 0 1 1</td>
<td>0 1 1 1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>