|CS552 Course Wiki: Spring 2017||Main »
CS752 Course project
On this page... (hide)
The CS 552 term project is the complete functional design of a microprocessor called the WISC-SP13. All components of your design will be written in Verilog. As with the course homeworks, the CS 552 Verilog restrictions apply, and all final code is expected to pass the Vcheck program.
The project will be completed in groups of two.
The specifics of the WISC-SP13 architecture are found in two separate documents, each found in the project section of the course web page. The first describes the microarchitecture, including register file specifications, memory system organization, etc. The second document outlines the WISC-SP13 ISA.
The project will progress in several distinct stages. Some of these stages are enforced through grading deadlines; others are not. See the Project Deadlines and Grading section for more specific details.
Each stage of the design makes the processor progressively more complicated. For your own benefit, it is strongly recommended that you not proceed to a new stage before you are confident the current stage is working to specification. Debugging errors in a complex design can quickly diminish your level of enjoyment during the project.
Many of the Verilog problems in the homework assignments were designed to be compatible with the project. Please feel free to reuse these modules (of course, fixing any errors first!).
In addition to the previous homework problems, you will be provided with several reusable modules that you can use in your design. Most of these are Verilog implementations of memory system components. Please note that these files do not follow the CS 552 Verilog restrictions, so don't include them when you run Vcheck. Download the project tar file for a complete collection of the files you will need for all stages.
An assembler for the WISC-SP13 ISA is provided for your use. Sample test programs are also provided, although you are strongly encouraged to write custom tests to augment these. Be aware that these test programs were written for a slightly different ISA specification and therefore may not work as advertised. It will be your job as diligent designers to determine if unexpected behavior occurs due to a bug in your design or as the result of the change in ISA.
If you finish really early, you will get the opportunity to possibly map your design (or a part of it) to an FPGA chip.
If you are able to complete this project without the unnecessary stress that procrastination imposes, it is our belief that you will find this to be a highly rewarding experience.
All of the files you will need are included in the project tar file.
|Page last modified on February 18, 2016, visited 3770 times|