

SPART

A Special Purpose Asynchronous Receiver/Transmitter

Introduction

In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated into the processor of your final project to serve as the serial I/O interface between the processor and serial I/O port on the lab workstations. Using the Hyperterminal Accessory program, this will permit you to input characters from the keyboard and to output characters to the screen on the lab workstations.

The objectives of this *miniproject* are to:

- Familiarize you with design in the ECE 554 Virtex-5 Board environment
- Practice the use of an HDL in design
- Generate a useful design for your final project
- Acquire an initial experience in efficiently and effectively performing a design as a team

SPART Design

SPART Functional Description

This section specifies the subsystem to be designed. In order to classify the description, some terminology is necessary. The term *output* or *write* are used when the processor is sending information to the SPART. The term *transmit* is used when the SPART is transmitting data to the serial I/O port on the workstation. Conversely, the terms *input* or *read* are used when the processor is retrieving information from the SPART. Finally, the term *receive* is used when the SPART is receiving data from the serial I/O port on the workstation.

IOADDR	SPART Register
00	Transmit Buffer (IOR/W = 0); Receive Buffer (IOR/W = 1)
01	Status Register (IOR/W = 1)
10	DB(Low) Division Buffer
11	DB(High) Division Buffer

Table 1: Address Mappings




Figure 1: SPART Environment

A top level diagram of the SPART and its environment is shown in Figure 1. The FPGA interfaces with a chip on the board which generates appropriate voltage levels for the RS232 interface. The TxD pin transmits serial data from the FPGA and RxD receives serial data.

The SPART and Processor driver share many interconnections in order to control the reception and transmission of data. On the left, the SPART interfaces to an 8-bit, 3-state bidirectional bus, DATABUS[7:0]. This bus is used to transfer data and control information between the Processor and the SPART. In addition, there is a 2-bit address bus, IOADDR[1:0] which is used to select the particular register that interacts with the DATABUS during an I/O operation. The IOR/W signal determines the direction of data transfer between the Processor and SPART. For a Read (IOR/W=1), data is transferred from the SPART to the Processor and for a Write (IOR/W=0), data is transferred from the processor to the SPART. IOCS and IOR/W are crucial signals in properly controlling the three-state buffer on DATABUS within the SPART. Receive Data Available (RDA), is a status signal which indicates that a byte of data has been received and is ready to be read from the SPART to the Processor. When the read operation is performed, RDA is reset. Transmit Buffer Ready (TBR) is a status signal which indicates that the transmit buffer in the SPART is ready to accept a byte for transmission. When a write operation is performed and the SPART is not ready for more transmission data, TBR is reset. The SPART is fully synchronous with the clock signal CLK; this implies that transfers between the Processor and SPART can be controlled by applying IOCS, IOR/W, IOADDR, and DATABUS (in the case of a write operation) for a single clock cycle and capturing the transferred data on the next positive clock edge. The received data on RxD, however,

is asynchronous with respect to CLK. Also, the serial I/O port on the workstation which receives the transmitted data from TxD has no access to CLK. This interface thus constitutes the “A” for “Asynchronous” in SPART and requires an understanding of RS-232 signal timing and (re)synchronization.

SPART Structure

A block diagram of the SPART is given in Figure 2. Each subsystem is briefly described in this section.




Figure 2: SPART Block Diagram

Bus Interface

The Bus Interface contains the 3-state drives which attach the SPART to the DATABUS. In addition, it contains the multiplexer which selects the Receive Buffer or the Status Register. The Status Register consists of RDA and TBR in positions 0 and 1, respectively. The Status Register is not actually a register, but just connections from RDA and TBR which are stored at their respective sources. The remaining six bits connected to the multiplexer for the Status Register are zeros. Note that RDA and TBR are provided both as direct signals to the Processor and as part of the Status Register content accessible by the Processor via the DATABUS. If interrupt-based I/O is used for the SPART, then the

direct signals can be used as inputs to the interrupt system. If program-based I/O is used, then the Status Register content (RDA, TBR) can be accessed by the program using an I/O read operation on the Status Register to determine if an I/O data operation is needed. In either case, RDA and TBR can be used as part of a “handshake” between the processor and the SPART during I/O transactions.

In addition to the above datapath constructs, the Bus Interface also contains combinational control logic for the above. In particular, it uses IOCS and IOR/W to make sure that the 3-state drivers are never turned on in conflict with other drivers on DATABUS.

Baud Rate Generator

The BAUD Rate Generator (BRG) produces an enabling signal or signals for controlling the transmitter and the receiver. In traditional UART designs, transmitter and receiver clocks, which typically are the same frequency, are used to perform the necessary timing for controlling the BAUD rate of the transmitted serial information and for controlling the sampling of received information. Since we have no separate clock source, we cannot use this approach, but must instead depend upon the BRG to produce enable signals for these purposes instead of separate clocks. The reason for producing an enable signal instead of a clock is to avoid the problem of having multiple clock domains. The enable signal is produced by a down counter and decoder circuit to perform divisions of the frequency of CLK. Note that in Verilog, an enable is not used as a clock, but as a condition for performing or not performing actions:

```
always@(posedge clk)
    if (enable)
        ...
    else
        ...
```




Figure 3: Baud Rate Generator

The frequency of the occurrence of the most frequent enable, which has duration of one CLK period, is typically $2^n \times \text{baud rate}$, where n ranges from 2 to 4. We will assume that 4 is used. In the design of the BRG, we have a special problem in that we will vary the frequency of CLK driving the BRG. Thus, the BRG must be programmable to maintain a fixed baud rate in the face of a changing clock frequency. Programming is achieved by the processor loading two bytes, DB(High) and DB(Low) into the Divisor Buffer in Fig. 3. This buffer drives the data inputs to the down counter as shown in Figure 3. The divisor is the nearest integer to $(\text{clock frequency}/(2^n \times \text{baud rate}) - 1)$. When the counter contains 0, it is loaded with the divisor. So the count goes from the divisor to zero at the CLK rate. If the decoder consists of a zero detect on the entire counter, then an enable is produced for a single clock period at a rate of one every $(\text{CLK}/\text{divisor} + 1) = \text{CLK}/(2^n \times \text{baud rate})$. With the divisor ranging from 1 to 65,535, division by 2 through 65,536 can be accomplished. By using appropriate divisor and designing appropriate decoder, pulses can be produced at 2^n times the baud rate. If an additional enable is required, for example, at the baud rate itself, it can be generated by a 4-bit down counter with a zero decoder and with the $(2^n \times \text{baud rate})$ enable as an input. The following example illustrates the Basic Baud Rate concept.

Example: Suppose that CLK has frequency 25 MHz and that the desired enable frequency is $(2^n \times \text{baud rate})$ where $n = 4$ and the baud rate is 9600 (bits/second). The divisor required is $25,000,000/(16 \times 9,600) - 1 = 161.76$ which is rounded to 162. This becomes A2 in hexadecimal. At count time 0, the counter will be loaded with 162 and will be decremented every 40 ns. The counter will be 0 at count time 163, so the interval of time for the counter to be loaded and count down is $163 \times 40 \text{ ns} = 6.52 \mu\text{s}$. Inverting, the frequency is 153,374.23 Hz. Dividing by 16, this corresponds to a baud rate of 9586 bits/second. Based on calculations, we have estimated that an error of + or - 3 percent is tolerable, so this design is well within tolerance.

In your final project, to insure communication with the "console" (Hyperterminal) immediately after a reset, a divisor should be loaded into the Divisor Buffer upon processor reset. This divisor should be in dedicated locations in memory. The memory should also contain a "boot program" that executes automatically on reset to load the divisor in memory into the Divisor Buffer. The clock frequency has been set before the reset is applied. Further, in order to provide means of setting a division before your system can execute code, the reset should initialize the Divisor Buffer to the divisor corresponding to a clock of 100 MHz and 9600 bits/second. You can modify this value to something else if necessary for your design.

More Information

For information on the remaining parts of the SPART, please consult the reference and the files in the folder Miscellaneous HDL Code for UART-Like Hardware in the FAQ folder on the course Website. Note that this design does not need to contain many of the features in these examples. For example, there is no synchronous operation as in the 8251A and there is no initialization except for Reset and the loading of the BAUD Rate Generator. Further, there is no error checking, no parity bit and a fixed number of stop bits.

Hardware Testbench

In order to test your SPART in the lab, you will need circuitry to mimic the behavior of the Processor. We will refer to this as a hardware testbench. This hardware testbench should be able to:

- Demonstrate the ability to transmit and receive characters by, for example, entering characters on a dumb terminal keyboard and echoing them back to the dumb terminal display
- Loading the Baud Rate Generator with an arbitrary value.

The testbench needs to provide four hardwired divisor values. The testbench must load one of these values into the Divisor Buffer after reset has been applied and removed. The value loaded will be determined by the values provided by two DIP switches that are set before reset is applied.

DIP Setting	Baud Rate
00	4800
01	9600
10	19200
11	38400

Hardware Harness

Due to the complexity of the XUP board and the possibility of causing damage by improper design or pin assignment, you are required to use a harness that surrounds your design. Later designs done by you will use your own pin assignments and configurations, but for now a harness will be provided. There are 4 provided files for the miniproject.

- Top_level.v - A the top level of the project which connects to external I/O pins as well as instantiating the SPART and your "Processor"

- Top_level.ucf – the Universal Constraints File which specifies I/O pins and clocking parameters
- Spart.v – An empty module for you to create your spart within.
- Driver.v – An empty module for you to create your Processor driver within.

Implementation Information

When doing implementation, note that the family is Virtex-5 and the device model is XC5VLX110T.

Lab Work

In lab you are to demonstrate the operation of your SPART as follows:

- Show that characters can be transferred between the dumb terminal and your hardware testbench via the SPART.
- By transmitting at multiple baud rates

Report

Your report should consist of the following:

- Verilog code for your entire design with clear, useful commenting
- An accompanying narrative description of the function for the overall SPART and each of the blocks including the testbench
- A record of the experiment conducted including the characters transmitted for a basic test
- A discussion of problems encountered in the design and solutions employed.

Updated 9/1/2014

Function of SPART

The SPART is divided into several modules that each perform specific parts of the functionality of the device. These modules are the bus interface, the baud rate generator, the transmit unit, and the receive unit.

The bus interface acts as the connection between the processor and the SPART. Its external connections are the databus and the I/O address, ioaddr. The databus acts as a bi-directional 8-bit bus between the processor and the SPART. It carries data that is sent and received as well as baud rate information. The ioaddr line specifies which data will be sent and where. It can specify that data through the databus is to be received, sent, used as the baud rate, or used by the processor as a status register.

The baud rate generator gives enable signals to the transmit and receive control units. It is loaded with a count-down corresponding to a baud rate specified by the processor (either 4800, 9600, 19200, or 38400) and then it counts down from that number on each clock cycle. When the counter reaches zero, an enable signal is sent to the transmit or the receive control unit to send or capture data in the serial line. The serial line operates at a frequency much slower than the internal clock signal of the SPART, so each serial bit is sent at a specific multiple of the internal clock frequency. Similarly, the line is sampled at a multiple of the internal clock frequency specific to the baud rate.

The transmit control unit takes data from the bus interface and sends it down the serial line. It shifts the data out to convert it from parallel to serial. The shifting happens the baud rate generator gives an enable signal. This ensures that the data is sent out at the rate specified for the serial line.

The receive control unit takes data from the serial port and shifts it into a register to send to the bus interface. It only shifts data in when the baud rate generator sends an enable signal when the divisor is counted down, so the unit only samples data once per cycle of the baud rate.

Together, these units send out some control signals to the processor to ensure proper operation. The receive control unit sends a receive data available signal (rda) to ensure the processor takes in data when it is full and available. The transmit control unit sends a transmit buffer ready (tbr) signal to the processor so the processor won't send data before the buffer is sending out previous data. The processor also sends signals to the SPART including chip selection, clock, reset, and read/write. All of these ensure proper functionality of the SPART.

Record of Experiments

Unit testing was used to ensure proper functionality of each module. For the bus interface, the tests included writing to each baud rate generator register, reading the status register, writing to the transmit controller, and reading from the receive controller. For the baud rate generator, the tests included writing to each baud rate register, timing the enables after each possible baud rate configuration, and ensuring that no enable signals were sent after chip select became low. For the transmit unit, the tests included writing out a specific value to the serial line and checking that it had the proper start and stop bits. For the receive unit, the tests included receiving a specific value from the serial line with the proper start and stop bits and ensuring that the received value was correct.

All of these tests included checks to ensure the values being passed were correct and informational error messages were included to inform the user of the incorrect value being passed.

Discussion of Problems

The main problem we had was figuring exactly what signals each finite state machine should wait for and exactly when to change states. For example, when receiving, we were not sure whether it is done when we receive all 10 bits (1 start bit, 8 bits of data, and 1 stop bit), or whether it was done when we receive only 9 bits and 1 stop bit. We were also not sure what signal we had to wait for before going back to IDLE state and being able to receive again.

One major problem we had was with the hardware and software issues. Xilinx did not work on some computers, ModelSim did not work in some computer, and the internet browser did not work on other computers, some Vertix 5 boards did not work, and some serial cables did not work. Xilinx ISE software, which can be used for development and testing, had frequently crashed or throw file not found errors. To work around this, we did most of our development and testing in ModelSim.

Another problem we faced was with our finite state machines, especially in the hardware testbench. Once we ensured that our state transitions were logically separate from our inputs and outputs the device worked as intended.

A final problem we faced was with viewing internal signals in ModelSim. Internal signals are essential to proper test-benching, and without them we were left with a black box to test. In order to view internal signals, we figured out that we had to run the command "log -r /*" to put all the signals, external and internal, in the objects window, then add them to the waveform from there.

Verilog Code: top_level

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   top_level
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   top_level for demonstration
13 //
14 // Dependencies:  spart, driver
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 // IOCS = I/O chip select. Set to one to activate the SPART
21 // IOR/Wbar - When 1, the reading from SPART to the PROCESSOR, when 0 reading from the PROCESSOR to the SPART
22 // RDA - Receive data available => data can be read by the processor from the SPART.
23 // TBR - Transmit buffer ready => data can be sent from the processor to the SPART
24 // IOADDR - I/O address of register to read or write
25 // DATABUS - Data to be sent or received
26 // SPART is fully synchronous with the clock - all transfers occur on a positive clock edge.
27 // The received data on RxD is asynchronous. The transmit via TxD is also asynchronous.
28 ///////////////////////////////////////////////////////////////////
29
30 module top_level(           // inputs and outputs
31     input clk,              // 100mhz clock
32     input rst,              // Asynchronous reset, tied to dip switch 0
33     output txd,              // RS232 Transmit Data
34     input rxd,              // RS232 Recieve Data
35     input [1:0] br_cfg      // Baud Rate Configuration, Tied to dip switches 2 and 3
36 );
37
38     wire iocs;               // wires the connect the spart to driver
39     wire iorw;
40     wire rda;
41     wire tbr;
42     wire [1:0] ioaddr;
43     wire [7:0] databus;
44
45     // Instantiate your SPART here
46     spart spart0(
47         .clk(clk),
48         .rst(rst),
49         .iocs(iocs),
50         .iorw(iorw),
51         .rda(rda),
52         .tbr(tbr),
53         .ioaddr(ioaddr),
54         .databus(databus),
55         .txd(txd),
56         .rxd(rxd)
57     );
58
59     // Instantiate your driver here
60     driver driver0(
61         .clk(clk),
62         .rst(rst),
63         .br_cfg(br_cfg),
64         .iocs(iocs),
65         .iorw(iorw),
66         .rda(rda),
67         .tbr(tbr),
68         .ioaddr(ioaddr),
69         .databus(databus)
70     );
71
72 endmodule
```

Spart

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   spart
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    spart for handling transmission to/from controller
13 //
14 // Dependencies:   bus_interface, baud_rate_generator, transmit_unit, receive_unit
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module spart(                                // inputs and outputs
23     input clk,
24     input rst,
25     input iocs,
26     input iorw,
27     output rda,
28     output tbr,
29     input [1:0] ioaddr,
30     inout [7:0] databus,
31     output txd,
32     input rxd
33 );
34
35 wire [7:0] rate_tx_data;    // wires to connect submodules
36 wire [7:0] data_received;
37
38 bus_interface bus_interface0( // instantiate the DUT
39     .iocs(iocs),
40     .iosrw(iosrw),
41     .rda(rda),
42     .tbr(tbr),
43     .ioaddr(ioaddr),
44     .databus(databus),
45     .rate_tx_data(rate_tx_data),
46     .data_received(data_received)
47 );
48
49 baud_rate_generator baud_rate_generator0( // instantiate the
50     .clk(clk),
51     .rst(rst), // confirm? not shown in diagram, but we th
52     .iocs(iocs),
53     .ioaddr(ioaddr),
54     .rate_tx_data(rate_tx_data),
55     .enable(enable)
56 );
57
58 transmit_unit transmit_unit0( // instantiate the DUT
59     .clk(clk),
60     .rst(rst),
61     .iocs(iocs),
62     .iorw(iorw),
63     .tbr(tbr),
64     .ioaddr(ioaddr),
65     .txd(txd),
66     .rate_tx_data(rate_tx_data),
67     .enable(enable)
68 );
69
70 receive_unit receive_unit0( // instantiate the DUT
71     .clk(clk),
72     .rst(rst),
73     .iocs(iocs),
74     .iorw(iorw),
75     .rda(rda),
76     .ioaddr(ioaddr),
77     .rxd(rxd),
78     .data_received(data_received),
79     .enable(enable)
80 );
81
82 endmodule
```

Bus Interface

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   bus_interface
9  // Project Name:
10 // Target Devices: Vertix 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    bus_interface to control which data to send and where to send it
13 //
14 // Dependencies:   none
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////

22 module bus_interface(
23     input iocs,
24     input iosrw,
25     input rda,
26     input tbr,
27     input [1:0] ioaddr,
28     inout [7:0] databus,
29     output reg [7:0] rate_tx_data,
30     input [7:0] data_received
31 );
32
33 always @(*) begin
34     //if (ioaddr[1]) begin // if (ioaddr[1] == 1)           // processor writing to baud rate generator
35         // rate_tx_data <= databus;
36         //end
37         rate_tx_data <= databus;
38     end
39
40 wire [7:0] databus_out;
41 assign databus_out = (ioaddr[0]) ? {6'b000000, tbr, rda} : data_received; // processor reading/SPART writing
42 assign databus = (!iosrw || ioaddr[1]) ? 8'hzz : databus_out;           // high impedance is required for processor writing/SPART reading
43
44 //initial begin // pseudocode for the assign statement
45 // if (iosrw || ioaddr[1]) begin
46 //     databus = 8'bzzzzzzzz;
47 // end else if (ioaddr[0]) begin
48 //     databus = {6'b000000, tbr, rda};
49 // end else begin
50 //     databus = data_received;
51 // end
52 //end
53
54
55 endmodule
```

Bus Interface Test bench

```
1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Rai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   bus_interface_tb
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   test bench for testing bus_interface
13 //
14 // Dependencies:  bus_interface
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //   test case 1: test test processor writing to baud rate generator low");
20 //   test case 2: test processor writing a different value to baud rate generator high");
21 //   test case 3: test processor reading the status register demo");
22 //   test case 4: test processor writing a value to transmit controller");
23 ////////////////////////////////////////////////////////////////////
24
25 module bus_interface_tb();
26
27     reg iocs;           // signals that are connected to the DUT
28     reg iocsw;
29     reg rda;
30     reg tbr;
31     reg [1:0] ioaddr;
32     wire [7:0] databus;
33     wire [7:0] rate_tx_data;
34     reg [7:0] data_received;
35
36     reg [7:0] databus_reg; // register for handling inouts
37     assign databus = databus_reg;
38
39     bus_interface DUT ( // instantiate the DUT
40         .iocs(iocs),
41         .iocsw(iocsw),
42         .rda(rda),
43         .tbr(tbr),
44         .ioaddr(ioaddr),
45         .databus(databus),
46         .rate_tx_data(rate_tx_data),
47         .data_received(data_received)
48     );
49
50     initial begin
51         $display("testing bus_interface");
52         iocs = 1;
53         iocsw = 1;
54         ioaddr = 2'b00;
55         data_received = 8'h55;
56
57         #5
58         $display("test processor writing to baud rate generator low");
59         ioaddr = 2'b10;
60         databus_reg = 8'h55;
61         #5
62         if (rate_tx_data == databus_reg) begin
63             $display("\ttest passed");
64         end else begin
65             $display("\ttest failed, expected: rate_tx_data == databus_reg, rate_tx_data = 8'h%h, databus_reg = 8'h%h", rate_tx_data, databus_reg);
66         end
67     end
```

```

68      #5
69      $display("test processor writing a different value to baud rate generator high");
70      ioaddr = 2'b11;
71      databus_reg = 8'hbc;
72      #5
73      if (rate_tx_data == databus_reg) begin
74          $display("\ttest passed");
75      end else begin
76          $display("\ttest failed, expected: rate_tx_data == databus_reg, rate_tx_data = 8'h%h, databus_reg = 8'h%h", rate_tx_data, databus_reg);
77      end
78
79      #5
80      $display("test processor reading the status register demo");
81      databus_reg = 8'hzz;
82      tbr = 1;
83      rda = 0;
84      ioaddr = 2'b01;
85      iosrw = 1;
86      #5
87      if (databus == {6'b000000, tbr, rda}) begin
88          $display("\ttest passed");
89      end else begin
90          $display("\ttest failed, expected: databus == {6'b000000, tbr, rda}, databus = 8'h%h, {6'b000000, tbr, rda} = 8'h%h", databus, {
91              6'b000000, tbr, rda});
92      end
93
94      #5
95      $display("test processor writing a value to transmit controller");
96      iosrw = 0;
97      databus_reg = 8'hde;
98      ioaddr = 2'b00;
99      #5
100     if (rate_tx_data == databus_reg) begin
101         $display("\ttest passed");
102     end else begin
103         $display("\ttest failed, expected: rate_tx_data == databus_reg, rate_tx_data = 8'h%h, databus_reg = 8'h%h", rate_tx_data, databus_reg);
104     end
105
106     #5
107     $display("test processor reading a value from receive controller");
108     ioaddr = 2'b00;
109     iosrw = 1;
110     data_received = 8'hff;
111     databus_reg = 8'hzz;
112     #5
113     if (databus == data_received) begin
114         $display("\ttest passed");
115     end else begin
116         $display("\ttest failed, expected: databus == data_received, rate_tx_data = 8'h%h, databus_reg = 8'h%h", databus, data_received);
117     end
118
119     $stop;
120 end
121 endmodule

```


Baud rate generator

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:      University of Wisconsin-Madison
4 // Engineer:     Kai Zhao, John Roy
5 //
6 // Create Date:   2015 Sept 15
7 // Design Name:   Miniproject1
8 // Module Name:   baud_rate_generator
9 // Project Name:
10 // Target Devices:  Vertix 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   baud_rate_generator to take baud_rate input and control enable signal
13 //
14 // Dependencies:   none
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 // need to support baud rate 4800, 9600, 19200, 38400
20 //   division for 4800 = 100000000/(16*4800) - 1 = 1300
21 //   division for 9600 = 100000000/(16*9600) - 1 = 650
22 //   division for 19200 = 100000000/(16*19200) - 1 = 325
23 //   division for 38400 = 100000000/(16*38400) - 1 = 162
24 ///////////////////////////////////////////////////////////////////
25
26 module baud_rate_generator(                                // inputs and outputs
27     input clk,
28     input rst,
29     input iocs,
30     input [1:0] ioaddr,
31     input [7:0] rate_tx_data,
32     output reg enable
33 );
34
35     reg [15:0] division_buffer;
36     reg [15:0] baud_rate_counter;
37
38     always @(posedge clk) begin
39         if (iocs) begin
40             if (rst) begin                                // if reset, then enable
41                 division_buffer <= 1;
42                 baud_rate_counter <= 1;
43             end if (ioaddr == 2'b11 && division_buffer[15:8] != rate_tx_data) begin
44                 division_buffer[15:8] <= rate_tx_data;    // if high and high is not already set
45                 baud_rate_counter <= {rate_tx_data, division_buffer[7:0]} - 1;
46             end else if (ioaddr == 2'b10 && division_buffer[7:0] != rate_tx_data) begin
47                 division_buffer[7:0] <= rate_tx_data;    // if low and low is not already set
48                 baud_rate_counter <= {division_buffer[15:8], rate_tx_data} - 1;
49             end else if (baud_rate_counter == 0) begin    // if 0, then reset
50                 baud_rate_counter <= division_buffer;
51             end else begin                                // normally decrement
52                 baud_rate_counter <= baud_rate_counter - 1;
53             end
54         end
55     end
56
57     always @(posedge clk) begin
58         if (iocs) begin                                // never enable if iocs is low
59             if (baud_rate_counter == 0) begin            // enable when counter reaches 0
60                 enable <= 1;
61             end else begin
62                 enable <= 0;
63             end
64         end
65     end
66
67 endmodule
```

Baud rate generator test bench

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:  2015 Sept 15
7  // Design Name:  Miniproject1
8  // Module Name:  baud_rate_generator_tb
9  // Project Name:
10 // Target Devices:  Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    test bench for testing baud_rate_generator
13 //
14 // Dependencies:   baud_rate_generator
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //   test case 1: test first cycle of baud rate by setting only the low byte
20 //   test case 2: test second cycle of baud rate by setting only the low byte
21 //   test case 3: test first cycle of baud rate by setting only the high byte
22 //   test case 4: test second cycle of baud rate by setting only the high byte
23 //   test case 5: test first cycle of baud rate by setting baud rate = 16'ha531
24 //   test case 6: test second cycle of baud rate by setting baud rate = 16'ha531
25 //   test case 7: test baud rate still works after changing the address
26 //   test case 8: test that enable is never high when iocs is low
27 ///////////////////////////////////////////////////////////////////
28
29 module baud_rate_generator_tb();
30
31     reg clk;           // signals that are connected to the DUT
32     reg rst;
33     reg iocs;
34     reg [1:0] ioaddr;
35     reg [7:0] rate_tx_data;
36     wire enable;
37
38     baud_rate_generator DUT (        // instantiate the DUT
39         .clk(clk),
40         .rst(rst),
41         .iocs(iocs),
42         .ioaddr(ioaddr),
43         .rate_tx_data(rate_tx_data),
44         .enable(enable)
45     );
46
47     initial begin                // initialize all variables
48         $display("testing baud_rate_generator");
49         clk = 0;
50         rst = 1;
51         iocs = 1;
52         ioaddr = 2'b00;
53         rate_tx_data = 0;
54
55         @(posedge clk);
56         rst = 0;
57         @(posedge clk);
58
59         //   test case 1: test first cycle of baud rate by setting only the low byte
60         $display("test first cycle of processor only writing to baud rate generator low");
61         ioaddr = 2'b11;
62         rate_tx_data = 0;
63         @(posedge clk);
64         ioaddr = 2'b10;
65         rate_tx_data = 3;
66         @(posedge clk);           // wait 1 cycle for baud rate to load
67         repeat (3) begin          // wait 3 cycles since 3 is loaded
68             @(posedge clk);
69             if (enable) begin
70                 $display("\ttest failed, enable should have been kept low for 3 cycles");
71             end
72         end
73         @(posedge clk);           // wait another for baud_rate_generator to react to baud_rate_counter reaching 0
74         if (enable) begin
75             $display("\ttest passed");
76         end else begin
77             $display("\ttest failed, enable should have been pulsed high on the 4th cycle");
78         end
79
80         //   test case 2: test second cycle of baud rate by setting only the low byte
81         $display("test second cycle of processor only writing to baud rate generator low");
82         repeat (3) begin
83             @(posedge clk);
84             if (enable) begin
85                 $display("\ttest failed, enable should have been kept low for 3 cycles");
86             end
87         end
88         @(posedge clk);
89         if (enable) begin
90             $display("\ttest passed");
91         end else begin
92             $display("\ttest failed, enable should have been pulsed high on the 4th cycle");
93         end
94     end
```



```

96      //      test case 3: test first cycle of baud rate by setting only the high byte
97      @(posedge clk);
98      $display("test first cycle of processor only writing to baud rate generator high");
99      ioaddr = 2'b11;
100     rate_tx_data = 8'h20;
101     @(posedge clk);
102     ioaddr = 2'b10;
103     rate_tx_data = 0;
104     @(posedge clk);
105     repeat (8192) begin // equivalent to 16'h2000
106         @(posedge clk);
107         if (enable) begin
108             $display("\ttest failed, enable should have been kept low for 8192 cycles");
109         end
110     end
111     @(posedge clk);
112     if (enable) begin
113         $display("\ttest passed");
114     end else begin
115         $display("\ttest failed, enable should have been pulsed high on the 8193rd cycle");
116     end
117
118
119     //      test case 4: test second cycle of baud rate by setting only the high byte
120     $display("test second cycle of processor only writing to baud rate generator high");
121     repeat (8192) begin
122         @(posedge clk);
123         if (enable) begin
124             $display("\ttest failed, enable should have been kept low for 8192 cycles");
125         end
126     end
127     @(posedge clk);
128     if (enable) begin
129         $display("\ttest passed");
130     end else begin
131         $display("\ttest failed, enable should have been pulsed high");
132     end

```

```

135     //      test case 5: test first cycle of baud rate by setting baud rate = 16'ha531
136     @(posedge clk);
137     $display("test first cycle of processor writing 8'ha531 to baud rate generator");
138     ioaddr = 2'b11;
139     rate_tx_data = 8'ha5;
140     @(posedge clk);
141     ioaddr = 2'b10;
142     rate_tx_data = 8'h31;
143     @(posedge clk);
144     repeat (42289) begin // equivalent to 16'ha531
145         @(posedge clk);
146         if (enable) begin
147             $display("\ttest failed, enable should have been kept low for 42289 cycles");
148         end
149     end
150     @(posedge clk);
151     if (enable) begin
152         $display("\ttest passed");
153     end else begin
154         $display("\ttest failed, enable should have been pulsed high");
155     end
156
157
158     //      test case 6: test second cycle of baud rate by setting baud rate = 16'ha531
159     $display("test second cycle of processor writing 8'ha531 to baud rate generator");
160     repeat (42289) begin
161         @(posedge clk);
162         if (enable) begin
163             $display("\ttest failed, enable should have been kept low for 42289 cycles");
164         end
165     end
166     @(posedge clk);
167     if (enable) begin
168         $display("\ttest passed");
169     end else begin
170         $display("\ttest failed, enable should have been pulsed high");
171     end

```

```

174 //      test case 7: test baud rate still works after changing the address
175 $display("test baud rate generator still workes even after changing address");
176 ioadrr = 2'b00;
177 rate_tx_data = 8'h76;
178 repeat (42289) begin
179     @(posedge clk);
180     if (enable) begin
181         $display("\ttest failed, enable should have been kept low for 42289 cycles");
182     end
183 end
184 @(posedge clk);
185 if (enable) begin
186     $display("\ttest passed");
187 end else begin
188     $display("\ttest failed, enable should have been pulsed high");
189 end
190
191
192 //      test case 8: test that enable is never high when iocs is low
193 $display("test that enable is never high when iocs is low");
194 iocs = 0;
195 repeat (65536) begin // equivalent to 16'hffff + 1
196     @(posedge clk);
197     if (enable) begin
198         $display("\ttest failed, enable should should not go high if iocs is low");
199         $stop;
200     end
201 end
202 $display("\ttest passed");
203
204 $stop;
205 end
206
207 always
208     #2 clk = !clk;
209
210 endmodule

```

Transmit unit

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:      University of Wisconsin-Madison
4 // Engineer:     Kai Zhao, John Roy
5 //
6 // Create Date:   2015 Sept 15
7 // Design Name:   Miniproject1
8 // Module Name:   transmit_unit
9 // Project Name:
10 // Target Devices:  Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    transmit_unit to transmit data from SPART to RS232
13 //
14 // Dependencies:   none
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module transmit_unit(                // inputs and outputs
23     input clk,
24     input rst,
25     input iocs,
26     input iorw,
27     output reg tbr,
28     input [1:0] ioaddr,
29     output txd,
30     input [7:0] rate_tx_data,
31     input enable
32 );
33
34     reg [9:0] shift_reg;
35     reg [3:0] bit_cnt;
36     reg load, shift, set_tbr;
37     localparam numberOfBitsPerPacket = 9; // 1 start bit, 1 stop bit, and 8 bits of
38
39     reg [9:0] shift_reg;
40     reg [3:0] bit_cnt;
41     reg load, shift, set_tbr;
42     localparam numberOfBitsPerPacket = 9; // 1 start bit, 1 stop bit, and 8 bits of data, -1 because checked after shifting
43
44     // send 1 bit of txd at a time
45     assign txd = shift_reg[0];
46
47     // handle tx_buffer, shift_reg, and bit_cnt based on the FSM output
48     // If data is ready to tx, send 1 low start bit, then 8 data bits, then 1 high stop bit.
49     // Otherwise, hold the output high
50     always @(posedge clk) begin
51         if (load) begin
52             // start at 1, because this takes a clock cycle as well
53             shift_reg <= {1'b1, rate_tx_data, 1'b0};
54             bit_cnt <= numberOfBitsPerPacket;
55         end else if (set_tbr) begin
56             // set tx_data_out[0] to not start the receiver
57             shift_reg[0] <= 1'b1;
58         end else if (shift) begin
59             bit_cnt <= bit_cnt - 1;
60             shift_reg <= {shift_reg[0], shift_reg[9:1]};
61         end
62     end
63 end
```

```

59     localparam IDLE = 1'b0, TRANS = 1'b1;
60     reg state, nxt_state;
61
62     // handle start transitions of the FSM
63     always @(posedge clk) begin
64         if(rst) begin
65             state <= IDLE;
66             tbr <= 0;
67         end else begin
68             state <= nxt_state;
69             tbr <= set_tbr;
70         end
71     end
72
73     always @(*) begin
74         // set defaults
75         nxt_state = IDLE;
76         load = 0;
77         shift = 0;
78         set_tbr = 0;
79         case(state)
80             IDLE: begin
81                 // if begin, then wait for trmt signal
82                 if (ioaddr == 2'b00 && !iorw) begin // if write signal, then load variables
83                     load = 1;
84                     nxt_state = TRANS;
85                 end else begin
86                     set_tbr = 1;
87                 end
88             end
89             TRANS: begin
90                 // wait for baud count to increase until it is time to shift
91                 nxt_state = TRANS;
92                 // if enable, then shift
93                 if (enable) begin
94                     shift = 1;
95                     // if bit_cnt == 0, then done and return to IDLE
96                     if (bit_cnt == 0) begin
97                         nxt_state = IDLE;
98                     end
99                 end
100             end
101             default: begin
102                 // default state for safety
103                 // return to IDLE
104             end
105         endcase
106     end
107
108 endmodule

```

Transmit unit test bench

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Rai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   transmit_unit_tb
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   test bench for testing transmit_unit
13 //
14 // Dependencies:   transmit_unit
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //     test case 1: test transmitting 8'haa
20 //     test case 2: test transmitting 8'b0011_1001
21 ///////////////////////////////////////////////////////////////////
22
23 module transmit_unit_tb();
24
25     reg clk;                // signals that are connected to the DUT
26     reg rst;
27     reg iocs;
28     reg iorw;
29     wire tbr;
30     reg [1:0] ioaddr;
31     wire txd;
32     reg [7:0] rate_tx_data;
33     reg enable;
34
35     transmit_unit DUT(        // instantiate the DUT
36         .clk(clk),
37         .rst(rst),
38         .iocs(iocs),
39         .iorw(iorw),
40         .tbr(tbr),
41         .ioaddr(ioaddr),
42         .txd(txd),
43         .rate_tx_data(rate_tx_data),
44         .enable(enable)
45     );
46
47     initial begin            // initialize all variables
48         $display("testing transmit_unit");
49         clk = 0;
50         rst = 1;
51         iocs = 1;
52         iorw = 1;
53         ioaddr = 0;
54         rate_tx_data = 8'haa; // 8'b1010_1010 = 10'b11_0101_0100 = 10'h354
55         enable = 0;
56         @(posedge clk);
57         rst = 0;
58         ioaddr = 2'b00;
59
60         $display("testing transmitting first data byte of oscillating 0s and 1s (8'haa)");
61         iorw = 0;
62         @(posedge clk);
63         iorw = 1;
64         while(tbr != 1) begin // wait until done
65             pulse_enable();
66         end
67     end
```

```

68     $display("testing transmitting second data byte of 8'b0011_1001");
69     rate_tx_data = 8'b0011_1001; // 10_0111_0010 = 272
70     iorw = 0;
71     @(posedge clk);
72     iorw = 1;
73     @(posedge clk);
74     while(tbr != 1) begin // wait until done
75         pulse_enable();
76     end
77     $stop;
78 end
79
80
81 task pulse_enable; // task to pulse enable
82 begin // so that receiver and transmitter can continue
83     repeat (50) // wait some time
84         @(posedge clk);
85         enable = 1; // set enable high
86         @(posedge clk); // for 1 clock cycle
87         enable = 0; // then reset enable
88     end
89 endtask
90
91
92 always
93     #2 clk = !clk;
94 endmodule

```


Receive unit

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   receive_unit
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    receive_unit to receive data from RS232 into SPART
13 //
14 // Dependencies:   none
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module receive_unit(           // inputs and outputs
23     input clk,
24     input rst,
25     input iocs,
26     input iorw,
27     output reg rda,
28     input [1:0] ioaddr,
29     input rxd,
30     output reg [7:0] data_received,
31     input enable
32 );
33
34     reg [9:0] shift_reg;           // used to hold data
35     reg [3:0] bit_cnt;             // used to count number of bits to determine whether it is finished
36     reg load, shift, set_rda;      // FSM signals
37     localparam numberOfBitsPerPacket = 9; // 1 start bit, 1 stop bit, and 8 bits of data, -1 because checked after shifting
38
39     always @(posedge clk) begin
40         if (load) begin            // if load, then set the number of bits
41             bit_cnt <= numberOfBitsPerPacket;
42         end else if (shift) begin   // if shift, then rotate shift register and decrement bit counter
43             bit_cnt <= bit_cnt - 1;
44             shift_reg <= {rxd, shift_reg[9:1]};
45         end else if (set_rda) begin // if done, then move byte to output
46             data_received <= shift_reg[8:1];
47         end
48     end
49
50     localparam IDLE = 2'b00, RECV = 2'b01, DONE = 2'b10; // states
51     reg [1:0] state, nxt_state;
52
53     // handle start transitions of the FSM
54     always @(posedge clk) begin    // always go to next state and set rda <= set_rda
55         if (rst) begin
56             state <= IDLE;
57             rda <= 0;
58         end else begin
59             state <= nxt_state;
60             rda <= set_rda;
61         end
62     end
63 end
```

```

64 always @(*) begin
65     // set defaults
66     nxt_state = IDLE;
67     load = 0;
68     shift = 0;
69     set_rda = 0;
70     case (state)
71     IDLE: begin // initial IDLE state, go to RECV receiving and if saw a start bit
72         if (ioaddr == 2'b00 && iorw && !rxd) begin
73             load = 1;
74             nxt_state = RECV;
75         end
76     end
77     RECV: begin // RECV state to receive data, shift everytime a bit comes in
78         nxt_state = RECV;
79         // if enable, then shift
80         if (enable) begin
81             shift = 1;
82             // if bit_cnt == 0, then done, hold data until it is read
83             if (bit_cnt == 0) begin
84                 nxt_state = DONE;
85             end
86         end
87     end
88     default: begin // same as DONE state to hold data
89         // wait for transmit signal to be able to receive next byte of data
90         nxt_state = DONE;
91         set_rda = 1;
92         if (ioaddr == 2'b00 && !iorw) begin
93             nxt_state = IDLE;
94         end
95     end
96 endcase
97 end
98
99 endmodule

```


Receive unit test bench

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   receive_unit_tb
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   test bench for testing receive_unit
13 //
14 // Dependencies:  receive_unit
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //   test case 1: test receiving first data byte of oscillating 0s and 1s
20 //   test case 2: test receiving second data byte of 8'b0011_1001
21 ///////////////////////////////////////////////////////////////////
22
23 module receive_unit_tb();
24
25     reg clk;           // signals that are connected to the DUT
26     reg rst;
27     reg iocs;
28     reg iorw;
29     wire rda;
30     reg [1:0] ioaddr;
31     reg rxd;
32     wire [7:0] data_received;
33     reg enable;
34
35     receive_unit DUT(    // instantiate the DUT
36         .clk(clk),
37         .rst(rst),
38         .iocs(iocs),
39         .iorw(iorw),
40         .rda(rda),
41         .ioaddr(ioaddr),
42         .rxd(rxd),
43         .data_received(data_received),
44         .enable(enable)
45     );
46
47     initial begin        // initialize all variables
48         $display("testing receive_unit");
49         clk = 0;
50         rst = 1;
51         iocs = 1;
52         iorw = 0;
53         ioaddr = 0;
54         rxd = 0;
55         enable = 0;
56         @(posedge clk);
57         rst = 0;
58         ioaddr = 2'b00;
59
60         $display("testing receiving first data byte of oscillating 0s and 1s");
61         iorw = 0;        // set iorw = 0 to make receiver available to receive
62         @(posedge clk);
63         iorw = 1;        // set iorw = 0 to receive
64         while(rda != 1) begin // oscillate RX to see 01010101 in cmd
65             set_data(1);
66             set_data(0);
67         end
68         if (data_received == 8'h55) begin // check if equals 8'h55 since i sent it oscillating 0s and 1st
69             $display("test passed");
70         end else begin
71             $display("test failed, expected data_received = 8'h55, actual data_received = 8'h%h", data_received);
72         end
73
74         $display("testing receiving second data byte of 8'b0011_1001");
75         rxd = 1;        // need to send 1 for 1 clock cycle for stop bit
76         iorw = 0;        // make receiver available again
77         @(posedge clk);
78         iorw = 1;
79         set_data(0);        // 1st bit, need to be 0 to start
80         set_data(1);        // 2nd bit (least significant data bit)
81         set_data(0);        // 3rd bit
82         set_data(0);        // 4th bit
83         set_data(1);        // 5th bit
84         set_data(1);        // 6th bit
85         set_data(1);        // 7th bit
86         set_data(0);        // 8th bit
87         set_data(0);        // 9th bit
88         set_data(1);        // 10th bit, need to be 1 to stop
```

```

89 | while(rda != 1) begin // wait until done
90 |     #2;
91 | end
92 | if (data_receieved == 8'b0011_1001) begin // check if it makes the data i sent
93 |     $display("test passed");
94 | end else begin
95 |     $display("test failed, expected data_receieved = 8'b0011_1001, actual data_receieved = 8'b%b", data_receieved);
96 | end
97 | $stop;
98 | end
99 |
100 |
101 | task set_data; // task for sending data
102 |     input data;
103 |     begin
104 |         rxd = data;
105 |         #200;
106 |         @(posedge clk);
107 |         enable = 1;
108 |         @(posedge clk);
109 |         enable = 0;
110 |     end
111 | endtask
112 |
113 |
114 | always // clock
115 |     #2 clk = !clk;
116 |
117 | endmodule

```

Transmit receive unit test bench

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   transmit_receive_unit_tb
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   test bench for testing transmit_unit and receive_unit
13 //
14 // Dependencies:   transmit_unit, receive_unit
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //      test case 1: test transmitting and receiving oscillating 0s and 1s (8'haa)
20 //      test case 2: test transmitting and receiving 8'b0011_1001
21 ///////////////////////////////////////////////////////////////////
22
23 module transmit_receive_unit_tb();
24
25     reg clk;                // signals that are connected to the DUT
26     reg rst;
27     reg iocs;
28     reg iorw;
29     wire tbr;
30     wire rda;
31     reg [1:0] ioaddr;
32     wire trxd;
33     reg [7:0] rate_tx_data;
34     wire [7:0] data_receieved;
35     reg enable;
36
37     transmit_unit tDUT(      // instantiate the first DUT
38         .clk(clk),
39         .rst(rst),
40         .iocs(iocs),
41         .iorw(iorw),
42         .tbr(tbr),
43         .ioaddr(ioaddr),
44         .txd(trxd),
45         .rate_tx_data(rate_tx_data),
46         .enable(enable)
47     );
48
49     receive_unit rDUT(       // instantiate the second DUT
50         .clk(clk),
51         .rst(rst),
52         .iocs(iocs),
53         .iorw(iorw),
54         .rda(rda),
55         .ioaddr(ioaddr),
56         .rxn(trxd),
57         .data_receieved(data_receieved),
58         .enable(enable)
59     );
```

```

61 initial begin                                // initialize all variables
62     $display("testing transmit_unit and receive_unit");
63     clk = 0;
64     rst = 1;
65     iocs = 1;
66     iorw = 1;
67     ioaddr = 0;
68     rate_tx_data = 8'haa; // 8'b1010_1010 = 10'b11_0101_0100 = 10'h354
69     enable = 0;
70     @(posedge clk);
71     rst = 0;
72     ioaddr = 2'b00;
73
74     $display("testing transmitting first data byte of oscillating 0s and 1s (8'haa)");
75     iorw = 0;
76     @(posedge clk);
77     iorw = 1;
78     while(tbr != 1) begin // wait until done
79         pulse_enable();
80     end
81     if (data_received == 8'haa) begin
82         $display("\ttest passed");
83     end else begin
84         $display("\ttest failed, expected data_received = 8'haa, actual data_received = 8'h%h", data_received);
85     end
86
87     $display("testing transmitting second data byte of 8'b0011_1001");
88     rate_tx_data = 8'b0011_1001; // 10_0111_0010 = 272
89     iorw = 0;
90     @(posedge clk);
91     iorw = 1;
92     @(posedge clk);
93     while(tbr != 1) begin // wait until done
94         pulse_enable();
95     end
96     if (data_received == 8'b0011_1001) begin
97         $display("\ttest passed");
98     end else begin
99         $display("\ttest failed, expected data_received = 8'b0011_1001, actual data_received = 8'b%b", data_received);
100     end
101     $stop;
102 end
103
104
105 task pulse_enable; // task to pulse enable signal
106 begin
107     repeat (50) // wait multiple cycl cycles
108         @(posedge clk);
109     enable = 1; // set enable high
110     @(posedge clk); // for 1 clock cycle
111     enable = 0; // reset enable
112 end
113 endtask
114
115
116 always
117     #2 clk = !clk;
118 endmodule

```

Driver

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:      University of Wisconsin-Madison
4 // Engineer:     Kai Zhao, John Roy
5 //
6 // Create Date:   2015 Sept 15
7 // Design Name:   Miniproject1
8 // Module Name:   driver
9 // Project Name:
10 // Target Devices:  Vertix 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:    driver for sending data to SPART
13 //
14 // Dependencies:   none
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module driver(                                // inputs and outputs
23     input clk,
24     input rst,
25     input [1:0] br_cfg,
26     output iocs,
27     output iorw,
28     input rda,
29     input tbr,
30     output reg [1:0] ioaddr,
31     inout [7:0] databus
32 );
33
34     assign iocs = 1;                          // can't stop, won't stop
35     reg iorw_reg;
36     assign iorw = iorw_reg; // set to reg so that it can be set and keep its prototype
37     reg [7:0] inout_data;
38     reg [7:0] held_data;
39     reg update_baud, start_sending_baud_hi, start_sending_baud_lo, start_receiving, start_transmitting, receiving, transmitting;
40
41     reg [2:0] old_br_cfg;
42     localparam BAUD_4800 = 16'h0514;          // division for 4800 = 100000000/(16*4800) - 1 = d1300 = h0514
43     localparam BAUD_9600 = 16'h028a;          // division for 9600 = 100000000/(16*9600) - 1 = d650 = h028a
44     localparam BAUD_19200 = 16'h0145;         // division for 19200 = 100000000/(16*19200) - 1 = d325 = h0145
45     localparam BAUD_38400 = 16'h00a2;         // division for 38400 = 100000000/(16*38400) - 1 = d162 = h00a2
46     reg [15:0] new_baud;
47
48     localparam IDLE = 3'b000, BAUDHI = 3'b001, BAUDLO = 3'b010, RECV = 3'b011, TRANS = 3'b100;
49     reg [2:0] state, nxt_state;
50
51 // handle start transitions of the FSM
52 always @(posedge clk) begin
53     if (rst) begin
54         state <= IDLE;
55         old_br_cfg <= 3'b100;
56     end else begin
57         if (update_baud) begin                    // load baud into new_baud register
58             old_br_cfg <= {1'b0, br_cfg};
59             new_baud <=
60                 br_cfg == 0 ? BAUD_4800 :          // case statement to load bad rate
61                 br_cfg == 2 ? BAUD_19200 :         // based on br_cfg
62                 br_cfg == 3 ? BAUD_38400 :
63                 BAUD_9600;                        // default case
64         end else if (start_sending_baud_hi) begin // load baud rate high
65             inout_data <= new_baud[15:8];
66             ioaddr <= 2'b11;
67         end else if (start_sending_baud_lo) begin // load baud rate low
68             inout_data <= new_baud[7:0];
69             ioaddr <= 2'b10;
70         end else if (start_receiving) begin        // load available data
71             inout_data <= databus;
72         end else if (start_transmitting) begin     // put available data back on inout bus
73             // do nothing, since value is already loaded in inout_data, which is pushed by databus if in receive state
74             inout_data <= held_data;
75         end else if (receiving) begin              // set it to receive
76             ioaddr <= 2'b00;
77             iorw_reg <= 1;
78         end else if (transmitting) begin           // set it to transmit
79             ioaddr <= 2'b00;
80             iorw_reg <= 0;
81         end else begin
82             ioaddr <= 2'b01;                      // set to be able to read rda and tbr
83         end
84         state <= nxt_state;
85     end
86 end
```



```

88     assign databus = (state == IDLE || state == RECV) ? 8'bzz : inout_data;
89
90     always @(*) begin
91         // set defaults
92         nxt_state = IDLE;
93         update_baud = 0;
94         start_sending_baud_hi = 0;
95         start_sending_baud_lo = 0;
96         start_receiving = 0;
97         receiving = 0;
98         start_transmitting = 0;
99         transmitting = 0;
100        case (state)
101            IDLE: begin                // send baud rate if uninitialized
102                if (old_br_cfg[2] || br_cfg != old_br_cfg[1:0]) begin
103                    update_baud = 1;
104                    nxt_state = BAUDHI;
105                end else if (rda) begin // receive data if data is ready to be received
106                    start_receiving = 1;
107                    nxt_state = RECV;
108                end
109            end
110            BAUDHI: begin                // send baud rate high
111                start_sending_baud_hi = 1;
112                nxt_state = BAUDLO;
113            end
114            BAUDLO: begin                // send baud rate low
115                start_sending_baud_lo = 1;
116                nxt_state = IDLE;
117            end
118            RECV: begin                // stay until you can transmit the data back
119                nxt_state = RECV;
120                receiving = 1;
121                if (tbr) begin
122                    held_data = databus;
123                    start_transmitting = 1;
124                    nxt_state = TRANS;
125                end
126            end
127            TRANS: begin                // stay until done transmitting
128                nxt_state = TRANS;
129                transmitting = 1;
130                if (tbr) begin
131                    nxt_state = IDLE;
132                end
133            end
134            default: begin
135                // nothing, so return to IDLE
136            end
137        endcase
138    end
139
140 endmodule

```

Driver test bench



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:      University of Wisconsin-Madison
4  // Engineer:     Kai Zhao, John Roy
5  //
6  // Create Date:   2015 Sept 15
7  // Design Name:   Miniproject1
8  // Module Name:   driver_tb
9  // Project Name:
10 // Target Devices: Vertex 5
11 // Tool versions:  ModelSim SE 10.3c; Xilinx 14.7
12 // Description:   test bench for testing driver
13 //
14 // Dependencies:  driver
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //   test case 1: test baud rate 4800
20 //   test case 2: test baud rate 9600
21 //   test case 3: test baud rate 19200
22 //   test case 4: test baud rate 38400
23 ///////////////////////////////////////////////////////////////////
24
25 module driver_tb();
26
27     reg clk;           // signals that are connected to the DUT
28     reg rst;
29     reg [1:0] br_cfg;
30     wire iocs;
31     wire iorw;
32     reg rda;
33     reg tbr;
34     wire [1:0] ioaddr;
35     wire [7:0] databus;
36
37     reg[7:0] databus_reg; // register for handling inouts
38
39
40     assign databus = databus_reg;
41
42     driver DUT(           // instantiate the DUT
43         .clk(clk),
44         .rst(rst),
45         .br_cfg(br_cfg),
46         .iocs(iocs),
47         .iorw(iorw),
48         .rda(rda),
49         .tbr(tbr),
50         .ioaddr(ioaddr),
51         .databus(databus)
52     );
53
54     initial begin         // initialize variables
55         $display("testing driver");
56         clk = 0;
57         rst = 1;
58         br_cfg = 2'b01;
59         @(posedge clk);
60         rst = 0;
61         rda = 0;
62         tbr = 0;
63         databus_reg = 8'hzz;
64         @(posedge clk);
65
66         $display("Testing baud rate 4800");
67         br_cfg = 2'b00;
68         repeat (5) // wait for baud_rate to load
69             @(posedge clk);
70         if (DUT.new_baud == DUT.BAUD_4800) begin
71             $display("\ttest passed");
72         end else begin
73             $display("\ttest failed, DUT.new_baud = 16'h%h, DUT.BAUD_4800 = 16'h%h", DUT.new_baud, DUT.BAUD_4800);
74         end
75
76         $display("Testing baud rate 9600");
```

```

75     br_cfg = 2'b01;
76     repeat (5)
77     | @ (posedge clk);
78     if (DUT.new_baud == DUT.BAUD_9600) begin
79     |     $display("\ttest passed");
80     end else begin
81     |     $display("\ttest failed, DUT.new_baud = 16'h%h, DUT.BAUD_4800 = 16'h%h", DUT.new_baud, DUT.BAUD_9600);
82     end
83
84     $display("Testing baud rate 19200");
85     br_cfg = 2'b10;
86     repeat (5)
87     | @ (posedge clk);
88     if (DUT.new_baud == DUT.BAUD_19200) begin
89     |     $display("\ttest passed");
90     end else begin
91     |     $display("\ttest failed, DUT.new_baud = 16'h%h, DUT.BAUD_4800 = 16'h%h", DUT.new_baud, DUT.BAUD_19200);
92     end
93
94     $display("Testing baud rate 38400");
95     br_cfg = 2'b11;
96     repeat (5)
97     | @ (posedge clk);
98     if (DUT.new_baud == DUT.BAUD_38400) begin
99     |     $display("\ttest passed");
100    end else begin
101    |     $display("\ttest failed, DUT.new_baud = 16'h%h, DUT.BAUD_4800 = 16'h%h", DUT.new_baud, DUT.BAUD_38400);
102    end
103
104    #100;
105    $stop;
106    end
107
108    always
109    | #2 clk = !clk;
110
111 endmodule

```


Baud Rate Generator Testbench




```

VSIM 5> run -all
# testing baud_rate_generator
# test first cycle of processor only writing to baud rate generator low
#     test passed
# test second cycle of processor only writing to baud rate generator low
#     test passed
# test first cycle of processor only writing to baud rate generator high
#     test passed
# test second cycle of processor only writing to baud rate generator high
#     test passed
# test first cycle of processor writing 8'ha531 to baud rate generator
#     test passed
# test second cycle of processor writing 8'ha531 to baud rate generator
#     test passed
# test baud rate generator still workes even after changing address
#     test passed
# test that enable is never high when iocs is low
#     test passed
# ** Note: $stop      : I:/0school/ece554/miniproject1/baud_rate_generator_tb.v(188)
#     Time: 835238 ns  Iteration: 1  Instance: /baud_rate_generator_tb
# Break in Module baud_rate_generator_tb at I:/0school/ece554/miniproject1/baud_rate_generator_tb.v line 188

```


Bus Interface Testbench



```
VSIM 13> run -all
# testing bus interface
# test processor writing to baud rate generator low
#     test passed
# test processor writing a different value to baud rate generator high
#     test passed
# test processor reading the status register demo
#     test passed
# test processor writing a value to transmit controller
#     test passed
# test processor reading a value from receive controller
#     test passed
# ** Note: $stop      : I:/0school/ece554/miniproject1/bus_interface_tb.v(114)
#     Time: 50 ns  Iteration: 0  Instance: /bus_interface_tb
# Break in Module bus_interface_tb at I:/0school/ece554/miniproject1/bus_interface_tb.v line 114
```

Transmit Unit Testbench

```
VSIM 2> run -all
# testing transmitting first data byte of oscillating 0s and 1s (8'haa)
# testing transmitting second data byte of 8'b0011_1001
# ** Note: $stop      : I:/Oschool/ece554/miniproject1/transmit_unit_tb.v(74)
#   Time: 2258 ns  Iteration: 1  Instance: /transmit_unit_tb
# Break at I:/Oschool/ece554/miniproject1/transmit_unit_tb.v line 74
```



Receive Unit Testbench

```
ModelSim> run -all
# testing receiving first data byte of oscillating 0s and 1s
# test passed
# testing receiving second data byte of 8'b0011_1001
# test passed
# ** Note: $stop      : I:/0school/ece554/miniproject1/receive_unit_tb.v(94)
#   Time: 4504 ns   Iteration: 0   Instance: /receive_unit_tb
# Break in Module receive_unit_tb at I:/0school/ece554/miniproject1/receive_unit_tb.v line 94
```



Driver Testbench

```
VSIM 17> run -all
# Testing baud rate 4800
#      test passed
# Testing baud rate 9600
#      test passed
# Testing baud rate 19200
#      test passed
# Testing baud rate 38400
#      test passed
# ** Note: $stop      : I:/0school/ece554/miniproject1/driver_tb.v(108)
#      Time: 186 ns  Iteration: 0  Instance: /driver_tb
# Break in Module driver_tb at I:/0school/ece554/miniproject1/driver_tb.v line 108
```