ECE 594: Circuit Simulation

Jonathan K Ravi Eric Kai 2013 March 7

Topics

- Definition
- Introduction
- Gate Simulation
- "Breadboard" Simulation
- Code Compiled Simulation
- Timing Problems
- Event-Driven Simulation
- Summary



Simulation

sim·u·la·tion [simmyə láysh'n] (plural sim·u·la·tions)

noun

- reproduction of features of something: the reproduction of the essential features of something, e.g. as an aid to study or training
- 2. false appearance: the imitation or feigning of something
- 3. fake: an artificial or imitation object
- 4. COMPUT construction of mathematical model: the construction of a mathematical model to reproduce the characteristics of a phenomenon, system, or process, often using a computer, in order to infer information or solve problems
- 5. COMPUTER GAMES computer game: a computer game that simulates a real activity such as flying

imitation, reproduction, replication, recreation, mock-up, model, virtual reality

Microsoft® Encarta® 2009. © 1993-2008 Microsoft Corporation. All rights reserved.

File	Pro	be - dit	XOF View	Sche	e matic	Help										_ 🗆 🗙
۵	C	•	3 3	6 🖻	8	x1.00	- 9	Input	Probe	•		8	71	ns		Probe
	ruth	Tak	le:													<u>^</u>
	A	в	С													
	0	0	0													
LĿ	0	1	1													
LH	1	0	1	A	_											
14	1	1	0	<u> </u>		-			þ	٦.	_					
							1)- <u> </u>				þ—		1	С	
						<u> </u>			Þ		_					
				в					_							



Dress Example

Once the cloth is cut, it will be too late to discover any errors in the design.



Everyday Example



Salt is difficult to remove but easy to add in food

Therefore, add a little bit at a time, try it, and then add more if not salty enough

Trying a spoonful should simulate how to rest of the serving taste



Chemistry Example

Titration Curve (oxalic acid/NaOH)

Titration of an Acid with a Base using phenolphthalein indicator



Why Simulation?

- Validate assumptions
- Verify logic
- Verify performance
- Find tests for the circuit





1. Shown is a XOR-model truth table and corresponding stuck-at coverage.

Simulation for Design Verification



Design Verification basically compares the output of the simulator versus the specification to determine design changes

Simulation Model Levels

Modeling Level	Circuit Description	Signal Values	Timing	Application	
functional	high level programming languages	0, 1	clock values	design verification	Half Adder
logic	boolean gates and flip-flops	0, 1 & X	zero-delay, unit or multiple delay	logic verification	
switch	MOS transistors	0, 1, X & Z	zero-delay	logic verification	
timing	transistors with tech data	analog voltage	fine-grain time	timing verification	
circuit	active & passive components	analog voltage & current	continuous time	circuit verification	

Gate Simulation: SimUAid



This is the circuit we have been using on every quiz so far.



C17.bench

Ē



C17.bench



1. What will the output be for 3+(-3) in 1's complement? (a) 0000, (b) 1111, or (c) depends

	+	-	
0	0000	1111	-Note that +0 and -0 return TRUE when tested for zero, FALSE when tested for non-zero.
1	0001	1110	
2	0010	1101	0011 /
3	0011	1100	This is just a reminder of 1's complement $1^{\prime}s^{\prime}$
4	0100	1011	$+1100_{1's}$
5	0101	1010	-2.
6	0110	1001	-: 1's C
7	0111	1000	



2. If it depends, then on what?

(a) 3+(-3) vs (-3)+3, (b) order of input, or (c) something else

	+	-	
0	0000	1111	-Note that +0 and -0 return TRUE when tested for zero, FALSE when tested for non-zero.
1	0001	1110	
2	0010	1101	0011,
3	0011	1100	This is just a reminder of 1's complement $1'_{1'SC}$
4	0100	1011	$+1100_{1's}$
5	0101	1010	-2
6	0110	1001	$= \frac{1}{1} \frac{1}{s} C$
7	0111	1000	





1100 + 0011 = 1111

SimUAid Simulation

0000

4-bit

two's complement

representation

1000

8∓

1001

110

7107

5

0001

0070

ഗ

0100

- This is NOT 1's complement
- In Unsigned Value, 3+12=15=1111_{Unsigned}
- In 2's complement, $3+(-4)=-1=1111_{2's C}$ $\begin{vmatrix} 0 & | 1 & | 0 & | 1 & | 0 & | 1 \\ A_3 & A_2 & A_1 & A_0 & \begin{vmatrix} 0 & | 1 & | 0 \\ A_3 & A_2 & A_1 & A_0 & \end{vmatrix}$





SimUAid Simulation



SimUAid failed to simulate an actual output (reason for failure will be explained later)

SimUAid cannot simulate everything



end-around carry for 1's complement



"Breadboard" Simulation

Results

- If you have 3+(-3) set up as inputs before you supply the power, then the C₀ = 0 and output becomes 1111.
- Otherwise, it depends on the previous value of C₀, just like a flip-flop





"Breadboard" Simulation Problems

- Faulty wires
- Power supply (low batteries)
- Short circuit (wiring error)
- Damaged IC
- Incorrect logic (truth tables, K-maps)
- Off by 1 column
- Time consuming (bug)







CODE COMPILED SIMULATION (PART 1)

"7" = input = 0

 Given a circuit or a "1" = input = 0 bench file and an "2" = input = 0 input, compute the "3" = input = 0 outputs by hand "6" = input = 0

```
# c17
    # 5 inputs benchFile
    # 2 outputs
    # 0 inverter
    # 6 gates ( 6 NANDs )
 6
 7 INPUT(1)
 8 INPUT(2)
                    1
                        00000
    INPUT(3)
 9
                    2
                           inputFile
    INPUT(6)
10
11
    INPUT(7)
12
13 OUTPUT (22)
14
   OUTPUT (23)
15
16 \ 10 = \text{NAND}(1, 3)
17 \ 11 = \text{NAND}(3, 6)
18 \ 16 = \text{NAND}(2, 11)
19 = NAND(11, 7)
20 \ 22 = \text{NAND}(10, 16)
21 \quad 23 = \text{NAND}(16, 19)
```

- Given a circuit or a "1" = input = 0 bench file and an "2" = input = 0 input, compute the "3" = input = 0outputs by hand <u>"6" = input = 0</u> # c17 # 5 inputs benchFile "7" = input = 0# 2 outputs # 0 inverter # 6 gates (6 NANDs) "10" = NAND("1", "3") = NAND(0, 0) = 17 INPUT(1) 8 INPUT(2) 1 00000 "11" = NAND("3", "6") = NAND(0, 0) = 1 INPUT(3) 9 inputFile INPUT(6) 10
- 13 OUTPUT(22) 14 OUTPUT(23) 15 16 10 = NAND(1, 3) 17 11 = NAND(3, 6) 18 16 = NAND(2, 11) 19 19 = NAND(11, 7)

INPUT(7)

11

12

20 22 = NAND(10, 16) 21 23 = NAND(16, 19)

- Given a circuit or a "1" = input = 0 bench file and an "2" = input = 0 input, compute the "3" = input = 0outputs by hand <u>"6" = input = 0</u> # c17 # 5 inputs benchFile "7" = input = 0# 2 outputs # 0 inverter # 6 gates (6 NANDs) "10" = NAND("1", "3") = NAND(0, 0) = 17 INPUT(1) 8 INPUT(2) 1 00000 "11" = NAND("3", "6") = NAND(0, 0) = 1INPUT(3) 9 inputFile 10 INPUT(6) INPUT(7) 11 "16" = NAND("2", "11") = NAND(0, 1) = 1 12 13 OUTPUT (22) "19" = NAND("11", "7") = NAND(1, 0) = 1 OUTPUT (23) 14 15 $16 \ 10 = \text{NAND}(1, 3)$ 17 11 = NAND(3, 6)18 16 = NAND(2, 11)19 = NAND(11, 7)
- 20 22 = NAND(10, 16) 21 23 = NAND(16, 19)

• Given a circuit or a "1" = input = 0 bench file and an "2" = input = 0 input, compute the "3" = input = 0 outputs by hand <u>"6" = input = 0</u> # c17 # 5 inputs benchFile "7" = input = 0 # 2 outputs # 0 inverter # 6 gates (6 NANDs) "10" = NAND("1", "3") = NAND(0, 0) = 17 INPUT(1) 8 INPUT(2) 1 00000 "11" = NAND("3", "6") = NAND(0, 0) = 1 INPUT(3) 9 inputFile 10 INPUT(6) 11 INPUT(7) "16" = NAND("2", "11") = NAND(0, 1) = 1 12 13 OUTPUT (22) "19" = NAND("11", "7") = NAND(1, 0) = 1 14 OUTPUT (23) 15 $16 \ 10 = \text{NAND}(1, 3)$ "22" = NAND("10", "16") = NAND(1, 1) = 0 11 = NAND(3, 6)17 16 = NAND(2, 11)18 19 19 = NAND(11, 7)"23" = NAND("16", "19") = NAND(1, 1) = 0 $20 \ 22 = \text{NAND}(10, 16)$ $21 \quad 23 = \text{NAND}(16, 19)$

Doing the computations by hand is still slow.

```
int numberOfInputs = 0;
   int numberOfOutputs = 0;
   int numberOfGates = 0;
   int maxNode = -1;
   Scanner benchFile;
                                        Pseudo Code
   while (benchFile.hasNextLine())
 7
   {
                                                                                                        O(b)
8
      grab next line
9
      parse line to increment number of inputs, outputs, or gates // to determine array size
10
      check maxNode
                                                      // to determine array size
11 }
12
   13
   int[] outputs = new int[numberOfOutputs];
                                                      // used to store/print out outputs
  int[] outputTracker = new int[numberOfOutputs];
                                                      // a sorted array to keep track of outputs
14
                                                      // a array to store each input/gate // this could be a boolean as well
15 int[] nodes = new int[numberOfInputs+numberOfGates];
16 int[] nodePointer = new int[maxNode+1];
                                                      // used for direct access to input values
17
  18 int pointerWalker = 0;
19 benchFile.reset();
                                                      // go back to begining of bench file
   while (benchFile.hasNextLine())
20
                                                                                                        O(b)
21 {
22
      if (input or gate)
23
         pointer[Integer.parseInt(intValue)] = pointerWalker++; // fill out pointer array by using the pointerWalker
24 }
```

```
1
   # c17
   # 5 inputs benchFile
   # 2 outputs
                                         outputs = \{,\}
   # 0 inverter
 5
   # 6 gates ( 6 NANDs )
                                         outputTracker = {_,_}
 6
                                         nodes = {_,_,_,_,_,_,_,_}
 7
   INPUT(1)
 8
   INPUT(2)
                                         nodePointer = {_,0,1,2,_,_,3,4,_,_,5,6,_,_,7,_,8,_,9,10}
9
   INPUT(3)
                      5 inputs
10
   INPUT(6)
11
   INPUT(7)
12
13
   OUTPUT (22)
                      2 outputs
14
   OUTPUT (23)
15
16 \ 10 = \text{NAND}(1, 3)
                                         5+6 = 11 nodes
   11 = NAND(3, 6)
17
                                                                                   00000
                                                                                          inputFile
18
  16 = NAND(2, 11)
                                         maxNode = 23
                       6 gates
19 = NAND(11, 7)
20 \quad 22 = \text{NAND}(10, 16)
21
   23 = NAND(16, 19)
```

```
Scanner inputFile;
                                                                                                                      Χ
    while (inputFile.hasNextLine())
27
   ł
28
        for (int i = 0; i<numberOfInputs; i++)</pre>
                                                                         // fill out nodes
                                                                                                                    O(i)
            nodes[i] = inputString.charAt(i)-'0';
29
                                                                         // do not mess with user input
30
        int nodeWalker = numberOfInputs;
                                                                         // walker to fill out the output array
31
        int outputWalker = 0;
32
        benchFile.reset();
                                            outputs = {
33
        while (benchFile.hasNextLine())
                                            outputTracker \Rightarrow {22,23}
34
                                                                                                                   O(1)
35
            if (output)
                                           nodes = {0,0,0,0,0,_,_,_,_,_}
36
                 add to outputTracker
37
            else if (gate)
                                            nodePointer = {_,0,1,2,_,_,3,4,_,_,5,6,_,_,7,_,8,_,9,10}
38
                parse string to determine which fate
39
                parse string to determine gate inputs
40
                ArrayList<Integer> gateInputValues = new ArrayList<Integer>(); // use a dynamix sized array list
41
42
                for (int i = 0; i<numberOfGateInputs; i++)</pre>
                                                                                                                   O(g)
43
                     gateInputValues.add(nodes[nodePointer[gateInputs.get(i)]]);
44
45
                 if (NOT)
46
                     results = !gateInputValues.get(0);
                                                                         // results = negation of first input
47
                 if (BUFF)
                                                                         // results = first input
"10" = NAND("1", "3") = NAND(0,0) = 1
48
                     results = gateInputValues.get(0);
49
                 if (OR)
                     results = any input is 1
                                                                outputs = \{0, 0\} "11" = NAND("3", "6") = NAND(0,0) = 1
51
                 if (XOR)
                                                                outputTracker = {22,23}
                     results = odd # of 1's
52
                                                                nodes = \{0,0,0,0,0,1,1,1,1,0,0\}
53
                 if (NOR)
54
                     results = any input is 1 then negation
                                                                nodePointer = {_,0,1,2, _, _,3,4, _, 5,6, _, _,

"16" = NAND("2", "11") = NAND(9,1)

"19" = NAND("11", "7") = NAND(10)

"22" = NAND("10", "16") = NAND(1, 10)
                                                                                                                ,7,_,_,8,_,_,9,10}
55
                 if (AND)
56
                     results = any input is 0 then negation
57
                 if (NAND)
58
                     results = any input is 0
                                                                   "23" = NAND("16", "19") = NAND(1,1) \ge 0
59
                                                                                                                  O(1)
                                                                         // check if it is an output
60
                 if (outputTracker.contains(nodeLabel))
61
                     outputs[outputWalker++] = results;
62
                 nodes[nodeWalker] = results;
                                                      Total runtime: O(2 \times b + x \sum_{node i} b_i g_i + x \times o)
63
                 nodeWalker++;
64
65
66
        print out results
```

67 1

c17.bench Input/Output Example

Bench file	Input file	(
# c17	00000	
# 5 inputs	01010	
# 2 outputs	10101	
# 0 inverter	11000	
# 6 gates (6 NANDs)	00111	
INPUT(1)	11111	
INPUT(2)		
INPUT(3)		
INPUT(6)		
INPUT(7)		
OUTPUT(22)		
OUTPUT(23)		
10 = NAND(1, 3)		
11 = NAND(3, 6)		
16 = NAND(2, 11)		
19 = NAND(11, 7)		
22 = NAND(10, 16)		
23 = NAND(16, 19)		



Logic Levelization

- Determine the order of the gate evaluations
- Help get from input to output



Logic Levelization (Quiz Problem 1 Example)


























Order produced:

- G₁ => G₂ => G₃ => G₄
- G₁ => G₃ => G₂ => G₄

The order lets the machine know in which order to compute the gates.

Logic Levelization









If you started with $\langle G_2, G_1 \rangle$ in Q, then you will end up with the same order, but with 1 step less

Logic Levelization





Logic Levelization



Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



0

Step	Α	В	С	D	Ε	F	G	Н	I	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2,G4,G5,G6
1																		
2																		
3																		
4																		
5	-																_	-
6	_																	_
7	_																	
8	_																	-
9																	_	

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



0

Step	Α	В	С	D	Ε	F	G	Η	T	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2, G4, G5, G6
1	0	0	0	0	0	0	0	0	0	0	1							G2, G4, G5, G6, G3
2	_																	_
3	_																_	_
4																		
5																		
6																		
7																		
8																		
9	_																_	

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



0

Step	Α	В	С	D	Ε	F	G	Н	I	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2,G4,G5,G6
1	0	0	0	0	0	0	0	0	0	0	1							G2, G4, G5, G6, G3
2	0	0	0	0	0	0	0	0	0	0	1	1						G4, G5, G6, G3
3	_							1		1				1	1	I		
4																		
5	_																	-
6	_																	-
7																		
8																		
9																		

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



0

Step	Α	В	С	D	Ε	F	G	Н	I	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2, G4, G5, G6
1	0	0	0	0	0	0	0	0	0	0	1							G2, G4, G5, G6, G3
2	0	0	0	0	0	0	0	0	0	0	1	1						G4, G5, G6, G3
3	0	0	0	0	0	0	0	0	0	0	1	1						G5, G6, G3, G4
4						1		I	I	1				I		I	I	
5	-																	
6																		
7																	_	
8																		[
9																	_	[]

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



 $\begin{array}{c|c} A & B & C \\ \hline 1 0 & 1 & 0 \\ \hline 1 0 & 1 \\ \hline 1 0$

0

Step	Α	В	С	D	Ε	F	G	Н	I	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2,G4,G5,G6
1	0	0	0	0	0	0	0	0	0	0	1							G2, G4, G5, G6, G3
2	0	0	0	0	0	0	0	0	0	0	1	1						G4, G5, G6, G3
3	0	0	0	0	0	0	0	0	0	0	1	1						G5, G6, G3, G4
4	0	0	0	0	0	0	0	0	0	0	1	1			1			G6, G3, G4
5	0	0	0	0	0	0	0	0	0	0	1	1			1	2		G3, G4, G7
6	0	0	0	0	0	0	0	0	0	0	1	1	2		1	2		G4, G7
7	0	0	0	0	0	0	0	0	0	0	1	1	2	3	1	2		G7
8	0	0	0	0	0	0	0	0	0	0	1	1	2	3	1	2	4	
9																		

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



 $\begin{array}{c|c} A & B & C \\ \hline 10 & 10 & 10 \\ \hline 10 & 1$

0

0

Step	Α	В	С	D	Е	F	G	Н	I	J	G1	G2	G3	G4	G5	G6	G7	Q
0	0	0	0	0	0	0	0	0	0	0								G1,G2, G4, G5, G6
1	0	0	0	0	0	0	0	0	0	0	1							G2, G4, G5, G6, G3
2	0	0	0	0	0	0	0	0	0	0	1	1						G4, G5, G6, G3
3	0	0	0	0	0	0	0	0	0	0	1	1						G5, G6, G3, G4
4	0	0	0	0	0	0	0	0	0	0	1	1			1			G6, G3, G4
5	0	0	0	0	0	0	0	0	0	0	1	1			1	2		G3, G4, G7
6	0	0	0	0	0	0	0	0	0	0	1	1	2		1	2		G4, G7
7	0	0	0	0	0	0	0	0	0	0	1	1	2	3	1	2		G7
8	0	0	0	0	0	0	0	0	0	0	1	1	2	3	1	2	4	
9																		

Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G6

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)= AND(0, 1)= 0

0

1

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)= AND(0, 1)= 0 G2:I = AND(C, D)= AND (0, 1) = 0

0

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)	= AND(0, 1)	= 0
G2: = AND(C, D)	= AND (0, 1)	= 0
G5: n = OR(E <i>,</i> F)	= OR (0, 1)	= 1

0

1

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)= AND(0, 1)= 0 G2:I = AND(C, D)= AND (0, 1) = 0 G5: n = OR(E, F)= OR (0, 1) = 1 G3: m = OR(k, l)= OR(0, 0)= 0

0

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)= AND(0, 1)= 0 G2:I = AND(C, D)= AND (0, 1) = 0 G5: n = OR(E, F)= OR (0, 1) = 1 G3: m = OR(k, l)= OR(0, 0)= 0 = AND(0, 1, 1) = 0G6: p = AND(I, J, n)

Give an gate levelization to simulate the circuit. Compute output Q for input 0101010101



Levelization: G1=>G2=>G5=>G3=>G6=>G4=>G7

G1: k = AND(A,B)= AND(0, 1)= 0 G2:I = AND(C, D)= AND (0, 1) = 0 G5: n = OR(E, F) = OR (0, 1) = 1 G3: m = OR(k, l)= OR(0, 0)= 0 G6: p = AND(I, J, n)= AND(0, 1, 1) = 0G4: o = AND(m, G, H) = AND(0, 0, 1) = 0



SimUAid failed to simulate an actual output because without any initial values on the feedback, it cannot levelize the gate.

Levelizing an Asynchronous Circuit





Figure 2-5. An Unlevelizable Circuit.



Figure 2-7. Levelizing an Asynchronous Circuit.



Quiz Problem 1 Practice 2 Determine the Gate Levelization and compute G_3 if A = 0, B = 1, C = 0



Determine the Gate Levelization and compute G_3 if A = 0, B = 1, C = 0



Determine the Gate Levelization and compute G_3 if A = 0, B = 1, C = 0



Determine the Gate Levelization and compute G_3 if A = 0, B = 1, C = 0



Determine the Gate Levelization and compute output of G_3 if A = 0, B = 1, C = 0



Determine the Gate Levelization and compute output of G_3 if A = 0, B = 1, C = 0



Quiz Question 1



a) Complete the gate <u>levelization</u> table and determine gate <u>levelization</u>

step A G_6 В h f G_4 G_5 G_1 G_2 G₃ <G₃, G₁> 0 0 0 0 0 1 2 3 4 5 6 7 8 9 **b)** Compute output R and S using the levelization when A = 0, B =1, f = 1, h = 0c) Compute output R and S using the levelization when A = 1, B =0, f = 0, h = 1Show all the steps clearly.

Timing

- Timing problems with code compiled glitches, race conditions, etc., are not modeled
- There are two types of delay: inertial delay (input change to output change) and propagation delay (gate output to input via fanout)
- Simulators produces responses upon how delays are modeled.
 - Zero-delay
 - Unit-delay
 - Multiple-delay
 - Minmax-delay





EVENT DRIVEN SIMULATION (PART 2)

Event Driven Simulation:

Example Circuit:





Event Driven Simulation:

```
[Not event-driven]
If(primary input is changed) then {
          for (all gates)
                    compute outputs of all gates from scratch
}
[event-driven]
If (primary input is changed) then {
          for (only affected gates)
            compute new outputs of only affected gates while using old
            outputs of unaffected gates before input was changed.
          }
```

Event Driven Simulation:

- "Event Driven" for circuit simulation refers to digital logic computing algorithms that take into account which logic gates affect the primary outputs of the circuit.
- Why use it? -> Eliminate unneeded/redundant gate level computation without adding too much extra computation.

• Consider the following circuit:



Event-Driven Simulation (Example)

Event: the switching of signal's value


Event-Driven Simulation (Example)



T = 0: D = 1->0 T = 1

Or, try T = 0: D= 1->0 and B= 0->1 and A = 0 ->1

Solution to Example

time	event	activity
T = 0	D = 0	I,J
T = 5	I = J = 1	L,M
T = 10	M = 0	
T = 12	L = 0	

time	event	activity
T = 0	D = 0, A = 1, B = 1	I,J,H
T = 5	I = J = 1, H = 0	L,M
T = 10	M = 0	

Event-Driven Simulation



Event-Driven Simulation (What we know so far)

- Evaluate gate when inputs change
 - use logic model to compute new output value
 - use timing model to compute when output will change
- Schedule an output change *event*
 - store the event on a time-sorted event queue
- Process events from the queue
 - output change evaluated at scheduled time
 - causes new events to be scheduled
- We define an "event" to be a change in value in a network of gates (nodes).
- Event driven simulators detect "events" and store them into a data structure (usually some type of queue) for parsing.

Zero Delay Event Driven Simulation

```
Input vector[0] = initial condition
For (all input vectors from 1 to n)
       Push onto event queue input vector [i] primary input fanout gates
       While (Event queue is not empty)
       ł
              Evaluate front queue logic gate "g"
               If (not output change)
               ł
                      Push g's fanout gates onto queue
               ł
}
```

Time Wheel (Advanced algorithms

MAX = Length of execution of events (based all gate delays put together)

\square	T = 0	[EVENT LIST for this time stamp]
_	T = 1	[EVENT LIST for this time stamp]
	T = 2	[EVENT LIST for this time stamp]
_		
_		
	1	

 $= \max$

Advanced Algorithm Example





8,8,4 and 6 are The gate delays

Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	{(<i>B</i> , 0)}	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	{(<i>B</i> , 0)}	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		
12	$\{(E,0)\}$	$\{ G_2, G_3 \}$	$\{(H,0,20),(J,1,16)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		
12	$\{(E,0)\}$	$\{ G_2, G_3 \}$	$\{(H,0,20),(J,1,16)\}$
14	$\{(K,0)\}$		



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		
12	$\{(E,0)\}$	$\{ G_2, G_3 \}$	$\{(H,0,20),(J,1,16)\}$
14	$\{(K,0)\}$		
16	$\{(H,0),(J,1)\}$	$\{G_4\}$	$\{(K,0,22)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		
12	$\{(E,0)\}$	$\{G_2, G_3\}$	$\{(H,0,20),(J,1,16)\}$
14	$\{(K,0)\}$		
16	$\{(H,0),(J,1)\}$	$\{G_4\}$	$\{(K,0,22)\}$



Time	L_E	L_A	Scheduled events
0	$\{(A,1)\}$	$\{G_2\}$	$\{(H,1,8)\}$
2	$\{(C,0)\}$	$\{G_1\}$	$\{(E,1,10)\}$
4	$\{(B,0)\}$	$\{G_1\}$	$\{(E,0,12)\}$
8	$\{(A,0),(H,1)\}$	$\{G_2, G_4\}$	$\{(H,0,16),(K,0,14)\}$
10	$\{(E,1)\}$		
12	$\{(E,0)\}$	$\{ G_2, G_3 \}$	$\{(H,0,20),(J,1,16)\}$
14	$\{(K,0)\}$		
16	$\{(H,0),(J,1)\}$	$\{G_4\}$	$\{(K,0,22)\}$
20	$\{(H,0)\}$		
22	$\{(K,0)\}$		



Advanced Algorithm: Two-Pass EDS

```
Initialize with L, (event list) and activity list L
Initialize with delay array d(# gates)
For (all time stamps t[0...n])
        Get event list corresponding to t
        while (event_list L is NOT empty)
                 Get event (g,v,*) from event list
                 If(v_e^* == v_e)
                          Ve = Ve<sup>†</sup>
                          Append g's fanout gates to activity list L<sub>4</sub>
                 }
        While (activity list L<sub>A</sub> is NOT empty)
                 Get next gate g
                 Evaluate gate and schedule at t + d(g)
        ł
ł
```

Sequential Circuit



Efficiency of Event-Driven Simulator

- Simulates events (value changes) only
- Speed up over compiled-code can be ten times or more; in large logic circuits about 0.1 to 10% gates become active for an input change



Comparison

- Performance evaluation for event driven simulation
- Number of gates simulated per number of gates in circuit is a way of measuring the usage of event driven simulation and code compiled.
- More generally, for multiple input vectors:

Activity Rate = Gates Simulated / (# input vectors * # total circuit gates)

- The closer the activity rate is to 100% -> levelized
- The closer the activity rate is to 0% -> event driven

Comparison CONTINUED

- The break-even point is NOT around 50% for when both perform equally, but rather at around 2-3%.
- Quick discussion:
- Which would be better for event-driven simulation and which better for levelized-code-compiled and why?
- 1) MIPS processor
- 2) Large array multiplier

Comparison CONTINUED



connectivity varies depending on type of binary multiplier.

Quiz Question 2



Initially A = 0, B = 1; A changes to 1 at time 1 ns. Inverters have a delay of 1 ns, OR and NOR gates have a delay of 2 ns, AND gates have a delay of 3 ns, and XOR gates haves a delay of 5 ns.

- a) Compute event-driven simulation table
- b) Plot timing diagram up until steady state