University of Wisconsin Computer Sciences Header Map (repeated with textual links if page includes departmental footer) Useful Resources Research at UW-Madison CS Dept UW-Madison CS Undergraduate Program UW-Madison CS Graduate Program UW-Madison CS People Useful Information Current Seminars in the CS Department Search Our Site UW-Madison CS Computer Systems Laboratory UW-Madison Computer Sciences Department Home Page UW-Madison Home Page

CS/ECE 757: Advanced Computer Architecture II
Spring 2004 Section 1 of 1
Instructor Mark D. Hill and T. A. David Mulvihill
URL: http://www.cs.wisc.edu/~markhill/cs757/Spring2004/

Reading List for Exam 1

Last updated on Thursday, 05-Feb-2004 10:34:28 CST

Introduction

Chapter 1 of text: David Culler and J. P. Singh with Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers, 1998.

Mark D. Hill, Norman P. Jouppi, and Gurindar S. Sohi, Introduction to Chapter 9 "Multiprocessors and Multicomputers," from Readings in Computer Architecture, Morgan Kaufmann, 2000 (pdf). REVIEW DUE: Fri Jan 23

Parallel Programming & Methods

Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta, The SPLASH-2 Programs: Characterization and Methodological Considerations, Proc. International Symposium on Computer Architecture, June 1995 (pdf). REVIEW DUE: Mon Jan 26

Luiz Andre Barroso, Kourosh Gharachorloo, and Edward Bugnion, Memory System Characterization of Commercial Workloads, Proc. International Symposium on Computer Architecture, June 1998 (pdf). REVIEW DUE: Wed Jan 28

OpenMP: Simple, Portable, Scalable SMP Programming, Web Site (html). Skim, no review will be required.

Alaa R. Alameldeen, Milo M.K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill and David A. Wood, Simulating a $2M Commercial Server on a $2K PC, IEEE Computer, February 2003 (pdf). UNREVIEW DUE: Fri Jan 30 (see email log for question to be answered)

Symmetric Multiprocessors 1

Chapter 5 of text. On the first pass, skim Section 5.2, but read it more carefully after we cover memory consistency model issues. You can read Section 5.6. for just big picture issues.

Section 7.9 (Synchronization) of text.

Paul Sweazey and Alan Jay Smith, A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus, Proc. Thirteenth International Symposium on Computer Architecture, June 1986 (pdf). UNREVIEW DUE: Wed Feb 4 (see email log for question to be answered)

Leslie Lamport, How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs, IEEE Tran. on Computers, September 1979, pp. 690-691 (pdf). UNREVIEW DUE: Fri Feb 6 (see email log for question to be answered)

Symmetric Multiprocessors 2

Chapter 6 of text, except don't worry about minor details of case studies in Section 6.5.

Alan Charlesworth, Starfire: Extending the SMP Envelope, IEEE Micro, January/February 1998, pp. 39-49 (pdf) . UNREVIEW DUE: Wed Feb 11 (see email log for question to be answered)

Ravi Rajwar and James R. Goodman, Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution, Proc. 34th Intl. Symposium on Microarchitecture, December 2001 (pdf).