M. HILL, N. JOUPPI, and G. SOHI, Draft Introduction to " Multiprocessors and Multicomputers" from Readings in Computer Architecture, Morgan Kaufmann (coming in 1999).
D. CULLER, R. KARP, D. PATTERSON, A. SAHAY, E. SANTOS, K. E. SCHAUSER, R. SUBRAMONIAN and T. VON EICKEN, "LogP: A Practical Model of Parallel Computation", Communications of the ACM, 39, 1 (May 1993), 78-85.
D. A. WOOD and M. D. HILL, "Cost-Effective Parallel Computing", IEEE Computer, 28, 2 (February 1995), 69-72.
A. H. KARP, "Programming for Parallelism", IEEE Computer, 20, 5 (May 1987), 43-57.
P. SWEAZEY and A. J. SMITH, "A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus", Proc. Thirteenth International Symposium on Computer Architecture, Tokyo, Japan (June 1986), 414-423.
D. LENOSKI, J. LAUDON, K. GHARACHORLOO, W. WEBER, A. GUPTA, J. HENNESSY, M. HOROWITZ and M. LAM, "The Stanford DASH Multiprocessor", IEEE Computer, 25, 3 (March 1992), 63-79.
S. V. ADVE and K. GHARACHORLOO, "Shared Memory Consistency Models: A Tutorial", IEEE Computer, 29, 12 (December 1996), 66-76.
V. S. PAI, P. RANGANATHAN, S. V. ADVE and T. HARTON, "An Evaluation of Memory Consistency Models for Shared- Memory Systems with ILP Processors", Proc. Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, Boston (October 1996), 12-23.
S. L. SCOTT, "Synchronization and Communication in the T3E Multiprocessor", Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge (October 1996), 26-36.
E. HAGERSTEN, A. LANDIN, and S. HARIDI, "DDM--A Cache-Only Memory Architecture", IEEE Computer,, 25, 9 (September 1992), 44-54.
K. LI, and P. HUDAK, "Memory Coherence in Shared Virtual Memory Systems", ACM Trans. on Computer Systems,, 7, 4 (November 1989), 321-359.
S. K. REINHARDT, J. R. LARUS, and D. A. WOOD, "Tempest and Typhoon: User-Level Shared Memory", Proc. International Symposium on Computer Architecture, Chicago (April 1994), 325-337.