CS354: Machine Organization and Programming

Lecture 21 Wednesday the October 21th 2015

Section 2 Instructor: Leo Arulraj © 2015 Karen Smoler Miller © Some examples, diagrams from the CSAPP text by Bryant and O'Hallaron

Class Announcements

- 1. Programming Assignment 2 was due by 9 AM today. You can submit it upto 48 hours after the deadline with penalties.
- Email me if you will have conflicts with the CS354 Midterm Exam 2: Nov 10th Tues 5:30 PM to 7:00 PM at Van Vleck Room B130(Section 2) (Come to the Location about 15 mins earlier)

Lecture Overview

- 1. Types of Cache misses
- 2. Looking up the cache contents in Set Associative Caches
- 3. Tracing through an example Set Associative Cache

On a miss

- Send the memory request to main memory.
- Memory returns the entire black containing the needed byte/word.
- Place the block into the frame. -Set the tag bits -mark the frame valid.
 - And, while doing this, extract the byte/word + return it to the processor, completing the memory access.



Types of misses: 1) compulsory 2) conflict 3) capacity

Types of Misses

- **Compulsory or cold misses:** Cache is empty to start with and will miss.
- **Conflict misses:** Cache has space but because objects map to the same cache block they keep missing.
- **Capacity misses:** Cache does not have space because size of the working set exceeds the size of the cache.

Conflict misses are common

• Consider:

```
float dotprod(float x[8], float y[8])
{
    float sum = 0.0; register int i;
```

```
for(i=0;i<8;i++)

    sum += x[i] * y[i];

return sum;
```

}

Analyze for (S,E,B,m) = (2,1,16,6)







Larger set size Jends to lead to higher hit ratio (due to fewer conflic misses) amount of circuitry goes up, leading to increase in Te





Tracing through a sample Set Associative Cache from CSAPP textbook practice problem 6.13

Set Associative Cache Practice Proble 6.13-6.16

- Consider a cache with: (S,E,B,m) = (8,2,4,13)
- Analyze memory references to :
- 0x0E34
- 0x0DD5
- 0x1FE4
- The memory layout is shown in in next slide.

Line 0							Line 1					
Set index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
0	09	1	86	30	3F	10	00	0			-	_
1	45	1	60	4F	E0	23	38	1	00	BC	0B	37
2	EB	0	_	_	_	_	0B	0	_	_	-	
3	06	0	_	-		_	32	1	12	08	7B	AD
4	C7	1	06	78	07	C5	05	1	40	67	C2	3B
5	71	1	0B	DE	18	4B	6E	0		_	-	-
6	91	1	A0	B7	26	2D	F0	0			-	
7	46	0	_	_	_	-	DE	1	12	C0	88	37
			The foll	owingfi	oure sho	ows the f	orma	tofana	addresst	one bit	per box)	Indica
		(by CO CI CT	The foll labeling The The The	lowing fi the diag cache bl cache se cache ta	igure sho gram) th ock offse t index g	ows the f e fields t et	orma that w	t of an a ould be	iddress (e used to	one bit determ	per box) ine the f	. Indica ollowin
		(by CO CI CT	The foll labeling The The The 2 11	lowing fi the diag cache bl cache se cache ta 10	igure sho gram) th ock offse t index g 9 {	ows the f e fields t at	orma hat w	t of an a ould be	iddress (e used to	one bit determ	per box) ine the f	. Indica

