# CS354: Machine Organization and Programming

Lecture 22 Friday the October 23<sup>rd</sup> 2015

> Section 2 Instructor: Leo Arulraj

> > © 2015 Karen Smoler Miller

© Some examples, diagrams from the CSAPP text by Bryant and O'Hallaron

#### Class Announcements


1. Programming Assignment 3 released. Due by Nov 4<sup>th</sup> before 9 AM. Start early!

Theme: Measurements and analysis of caches

#### Lecture Overview

- 1. Fully Associative caches
- 2. Write Policies
- 3. I-cache, D-cache, unified caches
- 4. Intel core i7 cache hierarchy
- 5. Writing Cache Friendly Code

#### Fully Associative Cache Organization





More circuitry and hence more expensive than Direct mapped and Set Associative Caches

## Looking up a memory address in Fully Associative Cache


The entire cache is one set, so by default set 0 is always selected

Set 0:







## Looking up a memory address in Fully Associative Cache



#### Implementing writes






1 write through change data in the cache, and send the write to main memory

slow (8), but very little circuitry (9)

#### 2 write back

- at first, change data in the cache
- write to memory only when necessary

dirty bit is set on a write, to identify blocks to be written back to memory



dirty bit

when a program completes, all dirty blocks must be written to memory. . .

#### write back (continued)

- > more circuitry &
  - > must maintain the dirty bit
  - dirty miss: a miss caused by a read or write to a block not in the cache, but the required block frame has its dirty bit set. So, there is a write of the dirty block, followed by a read of the requested block.

# Writing during cache miss: (Two approaches)

- Write Alloc: Load block in cache and update word (often used along with Write back)
- Write No-Alloc (a.k.a. Write around): Just update memory (often used along with Write through)

V	Tag	Data
	-	

How about 2 separate caches?

#### I-cache

- for instructions only
- can be rather small, and still have excellent performance.


#### D-cache

- for data only
- needs to be fairly large


V	Tag	Data	V	Tag	Data
П					
П					
Н					


We can send memory accesses to the 2 caches independently. . .

(increased parallelism)



#### Intel Nehalem Die Shot (Core i7 and later)






## Matrix Multiply

Performs matrix multiplication using different loop combinations

For 1000 x 1000 double data type matrix multiplication on CSL machines

- Time taken for mmijk is: 6163814132 cycles or 1.71 seconds
- Time taken for mmjik is: 3349923284 cycles or 0.93 seconds
- Time taken for mmjki is: 9853809636 cycles or 2.74 seconds
- Time taken for mmkji is: 12881107088 cycles or 3.58 seconds
- Time taken for mmkij is: 2893624056 cycles or 0.80 seconds
- Time taken for mmikj is: 1721619796 cycles or 0.48 seconds



### Writing Cache Friendly Code

1. Focus on the inner loops where bulk of computation and memory accesses occur

2. Maximize spatial locality by reading data objects sequentially with stride 1

3. Maximize temporal locality by reading a data object as often as possible once it has been read from memory.