CS354: Machine Organization and Programming

Lecture 26 Monday the November 02nd 2015

> Section 2 Instructor: Leo Arulraj

> > © 2015 Karen Smoler Miller

© Some examples, diagrams from the CSAPP text by Bryant and O'Hallaron


Class Announcements


1. Programming Assignment 3 is due by 9 AM day after tomorrow (11/04 – Wednesday). As usual, you can submit it upto 48 hours after the deadline with penalties.

Lecture Overview


- 1. Interrupts and Exception
- 2. Intro to Processes

To control access to individual devices, we place code that communicates with the devices into the O.S. (this portion of the O.S. is also called the Kernel) and in special routines called device drivers.






1. user types 'X'



The Keyboard driver code: move Keyboard-Data, Zeax retfrom systeatt Assume this is Assume this is The display driver code: completes. where the ASCI more 7. eax, Display-Data ret from systaff What happens if user has not typed a char on the Keyboard?

We want blocking input. (no retfromsyscall untile there is a char) We need a status bit 1 ready (busy) Place this bit into its own memory mapped word of make it the msb, so code can test for ≥0 or 40. Keyboard-Data Keyboard-Status Display-Data Display-Status



Now, driver code uses a Spin wait loop (to implement blocking I/o)

Kb_spin: test | Keyboard-Status, Keyboard-Status

jz kb-spin

mov | Keyboard-Data, % eax


retfromstate


disp-spin: test L Display-Status, Display-Status


jz disp-spin

movl %eax, Display. Data

ret from systatt








Byte transfers are OK,
But, what about faster devices that like to
transfer more than a byte?

the solution: DMA

<u>Direct Memory Access</u>



Issue for spin wait loop implementations:

One byte only in _Data has the potential for an incorrect result.

For example, if the user types 2 characters on the keyboard before getchar() is called.

The needed fix introduces a kernelmaintained queue for each device.

Then, the kernel polls to check status bits and handle any ready devices.

INTERRUPTS

here is an analogy. . .

Teacher ← is OS


each student ← is I/O device

Consider the *inefficiency* of OS polling.

- NHERRUPHS


Because polling is so inefficient,

instead of



- ZHERRUPHS

Turn the situation upside down






©These slides may be freely used, distributed, and incorporated into other works.

4

Anatomy of an exception

An exceptions is an abrupt change in control flow.

Examples: div by 0, arithmetic overflow, page fault, I/O request completes, Ctrl-C




Classes of Exceptions

- 1. Interrupts (Asynchronous): Always return to next instruction.
- 2. Traps & System Calls (Synchronous): Always return to next instruction.
- 3. Faults (Synchronous): Might return to next instruction.
- 4. Aborts (Synchronous): Never returns

Interrupts

Examples of Interrupts:


- Timer interrupt
- Arrival of a packet from a network
- When a key is pressed on the keyboard
- When the mouse is moved



Traps

Traps are intentionally issued by executing an instruction.


Example: System calls



Faults

Faults result from error conditions that might be correctable.

Examples: Page fault, Divide error



Aborts

Aborts result from unrecoverable fatal errors.


Example: parity errors due to DRAM bit corruption

(2) Control passes
to handler
error occurs

(3) Abort
handler runs
to abort routine

Exception Table


Exception table



Exception Table lookup

Exception is similar to procedure calls except for some important differences:

- Return address is not the next instruction always
- Push EFLAGS register also onto kernel stack
- Run exception handler in kernel mode



IA32 Exception Table

From CSAPP text book:

Exception Number	Description	Exception Class
0	Divide error	Fault
13	General protection fault	Fault
14	Page fault	Fault
18	Machine check	Abort
32-127	OS-defined	Interrupt or trap
128 (0x80)	System call	Trap
129-255	OS-defined	Interrupt or trap

Rather important, but not covered in textbook:

If running a handler, and a new interrupt request arrives, what should happen?

A Continue on, complete handling of current interrupt, then, when done, deal with new request?

(probably) non reentrant

* Interrupt the handling of this interrupt?

reentrant

Every architecture has a control bit which identifies whether the F+E cycle is paying attention to IRQs. Called interrupt enable

on x86:

EFLAGS

IF

fetch + execute of disabled of the cycle:

of if IF=1 and interrupt requested, go handle it

- 1 fetch instr
- 2 PC update
- 3 decode

Consider the x86 instruction:


cli clear IF

What happens if an application includes this cli instruction?

Irrelevant (to this discussion) x86 instruction:

sti set IF

OS relies on clock interrupts to allocate processing time. . .



As the clock interrupts, the kernel runs, and it decides which program runs next.

Clarified instruction:

cli

clear IF if CPL is high enough, otherwise trap

Does sti also need to be a privileged instruction?

Keep IF=1 while CPL=00. (So, applications can always be interrupted


HW must disable interrupts while saving state + at least until first instruction withing handler is fetched.

Better Definitions:

nonreentrant IF = 0 the entire time a handler runs

reentrant interrupts may be reenabled while handler runs (usually only for higher priority requests)

Non reentrant time line IRQ



dev 2 interrupts are higher priority