CS354: Machine Organization and Programming

Lecture 31
Friday the November 13th 2015

Section 2
Instructor: Leo Arulraj

© 2015 Karen Smoler Miller
© Some examples, diagrams from the CSAPP text by Bryant and O’Hallaron
Lecture Overview

1. Address Translation for Flat Page Tables
2. Paging vs Older Techniques
4. How to make VM fast – TLB
5. Structure of Page Tables
Address Translation

Virtual address: Virtual page number (VPN) - Virtual page offset (VPO)

Physical address: Physical page number (PPN) - Physical page offset (PPO)

Page table base register (PTBR)

The VPN acts as index into the page table

If valid=0 then page not in memory (page fault)

Valid

Page table
Virtual Memory Hit

Page Hit Handling:

CPU chip

Processor → MMU

MMU → Cache/memory

Data

1. VA

2. PTEA

3. PTE

4. PA

5. Data
Virtual Memory Miss

Page Fault Handling:

1. Processor sends VA (Virtual Address)
2. MMU looks up PTE (Page Table Entry)
3. PTE contains PTEA (Present Table Entry Address)
4. CPU raises exception
5. Page fault exception handler
6. Victim page
7. New page
Which Addressing is used for L1 Cache?

CPU Caches can be addressed using either virtual memory address or physical address.

Most systems use physical addressing. Some advantages of this are:

1) Shared pages have just one copy in CPU cache
2) Protection issues are handled by the MMU during address translation before CPU cache lookup.
Using Physical Addresses for CPU Cache Lookup

- CPU chip
- Processor
- VA
- MMU
- PTE
- PTEA
- PA
- L1 cache
- Memory
- PA
- PA miss
- Data
- PTE hit
- PTEA hit
Alternative of Paging: Segmentation

1. Physical Memory broken into fixed equal size segments/partitions.

2. Hardware Support: A Base register

3. Physical address = virtual address + base register

4. Leads to Internal Fragmentation because all segments have same size.
Alternative of Paging: Base and Bounds

Add a additional bounds/limit register to allow variable sized partitions.

Avoids internal fragmentation.

Leads to External Fragmentation: Just loading and unloading processes produces variable sized empty physical memory regions in DRAM.
Virtual Memory: Paging Recap

1. Each Process has an isolated virtual address space.

2. Virtual Memory implementation via Paging.

3. Each Process has its own page table.

4. Helps with caching disk contents in DRAM.

5. Helps with Memory sharing.

6. Helps with Memory protection using addition protection bits in the PTE.
Virtual Memory: Paging Recap

Address of the Page Table of the currently executing process in a special CPU register (PTBR).

When the operating system reschedules another process, then it updates the PTBR register with the base address of the newly scheduled process.
Virtual Memory: Paging Recap

Advantages of Paging:

- Paging supports flexible address spaces and does not waste physical memory with unused address space. (valid bit)

- Easy to manage the free physical memory space by maintaining a list of free physical frames. (fixed size pages is helpful here)
Virtual Memory: Paging
Problem #1

Page tables are too slow.

Each memory reference needs another memory reference to the PTE.

With non-flat page tables, more than one memory references might be needed for looking up the PTE.
Virtual Memory: Paging
Problem #2

Page tables are too big.

E.g. with 1KB pages and 4GB virtual address space, each process needs a flat page table of 4 million PTEs.

Assuming each PTE is 32 bits in size, each page table needs 16MB space.

What about pages of size 4KB?

Why not just use much larger pages?
How to make virtual memory fast?
(Performance Overheads during Address Translation)

Worst case overhead: Involves an additional fetch the PTE from memory at a cost of tens to hundreds of cycles. (for flat page tables)

If the PTE is cached in L1 Cache, then the penalty is lesser.

How to avoid this overhead? Caching to the rescue again!
How to make virtual memory fast?

We want to avoid the expensive additional references to memory for fetching PTE in steps 2,3.
TLB – Translation Lookaside Buffer

TLB is a small, virtually addressed cache.

Each line holds a single PTE.

TLB similar in organization to L1 but has a high set associativity.

\[
\begin{array}{c|c|c|c}
& n-1 & p+t & p+t-1 \\
\hline
\text{TLB tag (TLBT)} & & & \\
\text{TLB index (TLBI)} & & & \\
\text{VPO} & & & \\
\end{array}
\]

\[
\begin{array}{c}
\text{VPN}
\end{array}
\]
TLB Hit

CPU chip

Processor

Translation

TLB

VPN

PTE

Cache/memory

Data
TLB Miss

CPU chip

1. Processor
2. VPN
3. PTEA
4. PTE
5. PA
6. Data

Translation

Cache/memory
TLB and context switches

What should happen to the TLB contexts when the OS schedules a new process?

Two solutions:

1) **Flush**: Clear the TLB cache entirely
2) **ASID**: Address Space Identifier with each PTE in order to isolate between address spaces of multiple processes.