

CS354: Machine Organization and Programming

Lecture 7

Friday the September 18th 2015

Section 2

Instructor: Leo Arulraj

© 2015 Karen Smoler Miller

Class Announcements

1. Questions about Assignment 1?
2. Come meet us at office hours for hands-on help. <2 students show up every hours now.
3. Start Early! Assign 1 is much much harder than Assign 0!
4. Hands-on overview of File I/O and related C Programming aspects relevant to P1 during lecture?

Lecture Overview

1. Integer Arithmetic (Addition, Subtraction, Multiplication, Division, Sign Extension, Logical Operations)
2. Data Representation (Floating Point)

Unsigned Representation

$$\text{B2U}_w(x_{vec}) = \text{Sum}_{i=0 \rightarrow w-1} x_i \cdot 2^i$$

$$\text{B2U}_4([0101]) = 0 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0 = 5$$

B2U_w is a bijection:

- associates a unique value to each bit vector of length w
- each integer between **0 and 2^w-1** has a unique binary representation as a bit vector of length w

Two's complement Representation

$$\text{B2T}_w(x_{vec}) = -x_{w-1}2^{w-1} + \text{Sum}_{i=0 \rightarrow w-2} x_i 2^i$$

$$\text{B2T}_4([1011]) = -1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 = -5$$

B2T_w is a bijection:

- associates a unique value to each bit vector of length w
- each integer between **-2^{w-1}** and **$2^{w-1}-1$** has a unique binary representation as a bit vector of length w

Conversion from 2's complement to unsigned

Rule: The numeric values might change but the bit patterns do not.

$T2U_w(x)$ equals:

$x + 2^w$, if $x < 0$

x , if $x \geq 0$

2's Complement Addition

Of two signed 2's complement w bit values X & Y

$X + Y$ equals:

- $X+Y-2^w$, if $2^{w-1} \leq (X+Y)$ Positive overflow
- $X+Y$, if $-2^{w-1} \leq (X+Y) < 2^{w-1}$ Normal
- $X+Y+2^w$, if $(X+Y) < -2^{w-1}$ Negative overflow

Two's Complement Addition

$$\begin{array}{rcccccccc} & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & (&) \\ + & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & (&) \\ \hline & \boxed{} & & & & & & & & (&) \end{array}$$

$$\begin{array}{rcccccccc} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & (&) \\ + & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & (&) \\ \hline & \boxed{} & & & & & & & & (&) \end{array}$$

Two's Complement Addition

$$\begin{array}{rcccccccc} & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & (-2) \\ + & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & (1) \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & (-1) \end{array}$$

$$\begin{array}{rcccccccc} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & (-16) \\ + & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & (48) \\ \hline & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & (32) \end{array}$$

Overflow

The condition in which the result of an arithmetic operation cannot fit into the fixed number of bits available.

For example:

+8 cannot fit into a 3-bit, unsigned representation. It needs 4 bits: 1000

Overflow Detection

- Most architectures have hardware that *detects* when overflow has occurred (for arithmetic operations).
- The detection algorithms are simple.

Unsigned Overflow Detection

6-bit examples:

$$\begin{array}{r} 001111 \\ + 001111 \\ \hline \end{array}$$

$$\begin{array}{r} 111111 \\ + 000001 \\ \hline \end{array}$$

$$\begin{array}{r} 100000 \\ + 100000 \\ \hline \end{array}$$

Carry out from
msbs is overflow
in unsigned

Unsigned Overflow Detection

6-bit examples:

$$\begin{array}{r} 001111 \\ + 001111 \\ \hline 011110 \end{array}$$

0 No Overflow

$$\begin{array}{r} 111111 \\ + 000001 \\ \hline 000000 \end{array}$$

1 **Overflow!**

$$\begin{array}{r} 100000 \\ + 100000 \\ \hline 000000 \end{array}$$

1 **Overflow!**

Carry out from msbs is overflow in unsigned

Two's Complement Overflow Detection

When adding 2 numbers of like sign

+ to +

- to -

and the sign of the result is different!

$$\begin{array}{r} + \\ + \\ \hline - \\ \text{Overflow!} \end{array}$$

$$\begin{array}{r} - \\ + \\ \hline + \\ \text{Overflow!} \end{array}$$

Addition

Overflow detection: 2's complement

6-bit examples

$$\begin{array}{r} 111111 \text{ ()} \\ + 111111 \text{ ()} \\ \hline \text{()} \end{array}$$

$$\begin{array}{r} 100000 \text{ ()} \\ + 011111 \text{ ()} \\ \hline \text{()} \end{array}$$

$$\begin{array}{r} 011111 \text{ ()} \\ + 011111 \text{ ()} \\ \hline \text{()} \end{array}$$

Addition

Overflow detection: 2's complement

6-bit examples

$$\begin{array}{r} 111111 \quad (-1) \\ + 111111 \quad (-1) \\ \hline \mathbf{111110} \quad (-2) \end{array}$$

$$\begin{array}{r} 100000 \quad (-32) \\ + 011111 \quad (31) \\ \hline \mathbf{111111} \quad (-1) \end{array}$$

$$\begin{array}{r} 011111 \quad (31) \\ + 011111 \quad (31) \\ \hline \mathbf{111110} \quad (-2) \end{array}$$

Subtraction

basic algorithm is like decimal...

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

$$0 - 1 = ? \text{ BORROW!}$$

$$\begin{array}{r} 111000 \\ - 010110 \\ \hline \end{array}$$

Subtraction

basic algorithm is like decimal...

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

$$0 - 1 = ? \text{ BORROW!}$$

	Unsigned	Two's complement
111000	56	-8
- 010110	22	22
<hr/>		
100010	34	-30

Subtraction

For **two's complement** representation

- The implementation redefines the operation:

$$a - b \text{ becomes } a + (-b)$$

- This is a 2-step algorithm:
 1. "take the two's complement of b "
(common phrasing for: find the additive inverse of b)
 2. do addition

2's Complement Inverse

Additive inverse of a 2's complement w bit value X equals:

$$-2^{w-1}, \text{ if } X = -2^{w-1}$$

$$-X, \text{ if } X > -2^{w-1}$$

2's Complement Inverse: Easy Techniques

1) Toggle all bits and then add 1:

E.g. Inverse of 0101 (5) is 1011 (-5)

Inverse of 1000 (-8) is 1000 (-8)

2) Toggle all bits until (not including) the rightmost 1 bit:

E.g. Inverse of 0111 (7) is 1001 (-7)

Inverse of 1010 (-6) is 0110 (6)

Subtraction

6-bit, 2's complement examples

$$\begin{array}{r} 001111 \text{ ()} \\ - 111100 \text{ ()} \\ \hline \end{array}$$

$$\begin{array}{r} 000010 \text{ ()} \\ - 011100 \text{ ()} \\ \hline \end{array}$$

Subtraction

6-bit, 2's complement examples

$$\begin{array}{r} 001111 \quad (15) \\ - 111100 \quad (-4) \\ \hline \mathbf{010011} \quad 19 \end{array}$$

$$\begin{array}{r} \mathbf{001111} \quad 15 \\ +\mathbf{000100} \quad 4 \\ \hline \mathbf{010011} \quad 19 \end{array}$$

$$\begin{array}{r} 000010 \quad () \\ - 011100 \quad () \\ \hline \end{array}$$

Subtraction

6-bit, 2's complement examples

$$\begin{array}{r} 001111 \quad (15) \\ - 111100 \quad (-4) \\ \hline \mathbf{010011} \quad 19 \end{array}$$

$$\begin{array}{r} \mathbf{001111} \quad 15 \\ \mathbf{+000100} \quad 4 \\ \hline \mathbf{010011} \quad 19 \end{array}$$

$$\begin{array}{r} 000010 \quad (2) \\ - 011100 \quad (28) \\ \hline \end{array}$$

$$\begin{array}{r} \mathbf{000010} \quad 2 \\ \mathbf{+100100} \quad -28 \\ \hline \mathbf{100110} \quad -26 \end{array}$$

In HW, space is always designated for a larger precision product.

$$\begin{array}{r} \phantom{32 \text{ bits}} \\ * \phantom{32 \text{ bits}} \\ \hline 64 \text{ bits} \end{array}$$

Unsigned Multiplication

$$\begin{array}{r} \\ * \\ \hline \end{array}$$

Unsigned Multiplication

$$\begin{array}{r} \\ * \\ \hline \end{array}$$

Unsigned Multiplication

$$\begin{array}{r} \\ * \\ \hline \\ \\ \\ \\ \\ \\ \hline 1111000001 \\ 512+256+128+64+1 = 961 \\ \\ \end{array}$$


The diagram illustrates the unsigned multiplication of two 5-bit numbers, 11111 (decimal 31) by 11111 (decimal 31). The multiplication is shown in a standard grid format with a horizontal line under the second number. The resulting partial products are shown in red, with green vertical bars indicating their alignment. The final product is 1111000001 (decimal 961). Below the product, the equation $512+256+128+64+1 = 961$ is shown in red, and the binary representation of the product, 00001, is shown in red.

Two's Complement

Slightly trickier: must sign extend the partial products (sometimes!)


OR

Sign extend multiplier and multiplicand
to full width of product



And, use only exact number of *lsbs* of
product

Multiplication



Unsigned Division

11

11001

25/3

Unsigned Division

$$\begin{array}{r} 1000 \text{ (8)} \\ 11 \overline{) 11001} \\ \underline{11} \\ 0001 \end{array} \qquad 25/3$$

The diagram illustrates the unsigned division of 25 by 3. The divisor is 11 (3) and the dividend is 11001 (25). The quotient is 1000 (8) with a remainder of 1. The division is shown in a long-division format with a horizontal line above the dividend. The quotient digits are 1, 0, 0, 0, and the remainder is 1. The divisor 11 is written in red above the first two digits of the dividend. A horizontal line is drawn under the 11, and a vertical line is drawn to the right of the 11. The dividend 11001 is written in black. The quotient 1000 is written in red above the dividend. The remainder 1 is written in red below the last digit of the dividend. The fraction 25/3 is written to the right of the division.

Sign Extension

The operation that allows the same 2's complement value to be represented, but using more bits.

				0	0	1	0	1	(5 bits)
—	—	—		0	0	1	0	1	(8 bits)
				1	1	1	0		(4 bits)
—	—	—	—	1	1	1	0		(8 bits)

Sign Extension

The operation that allows the same 2's complement value to be represented, but using more bits.

				0	0	1	0	1	(5 bits)
<u>0</u>	<u>0</u>	<u>0</u>		0	0	1	0	1	(8 bits)
				1	1	1	0		(4 bits)
<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	1	1	1	0		(8 bits)

Zero Extension

The same type of thing as sign extension,
but used to represent the same **unsigned**
value, but using more bits

				0	0	1	0	1	(5 bits)
—	—	—		0	0	1	0	1	(8 bits)
				1	1	1	1		(4 bits)
—	—	—	—	1	1	1	1		(8 bits)

Zero Extension

The same type of thing as sign extension,
but used to represent the same **unsigned**
value, but using more bits

				0	0	1	0	1	(5 bits)	
<u>0</u>	<u>0</u>	<u>0</u>		0	0	1	0	1	(8 bits)	
						1	1	1	1	(4 bits)
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>			1	1	1	1	(8 bits)

Truth Table for a Few Logical Operations

X	Y	X and Y	X nand Y	X or Y	X xor Y
0	0	0	1	0	0
0	1	0	1	1	1
1	0	0	1	1	1
1	1	1	0	1	0

Logical Operations

Logical operations are done **bitwise** on every computer

Invented example:

Assume that X, Y, and Z are 8-bit variables

and Z, X, Y

If

X is 0 0 0 0 1 1 1 1

Y is 0 1 0 1 0 1 0 1

then

Z is _ _ _ _ _ _ _ _

To selectively **clear** bit(s)

- **clear** a bit means make it a 0
- First, make a **mask**:
(the generic description of a set of bits that do whatever you want them to)
- Within the mask,
 - 1's for unchanged bits
 - 0's for cleared bits

To clear bits numbered 0,1, and 6 of variable X

mask 1 . . 1 0 1 1 1 1 0 0

and use the instruction

and result, X, mask

To selectively **set** bit(s)

- **set** a bit means make it a 1
- First, make a **mask**:
 - 0's for unchanged bits
 - 1's for **set** bits

To set bits numbered 2,3, and 4 of variable X

```
mask  0 . . 0 0 0 1 1 1 0 0
```

and use the instruction

```
or result, X, mask
```

Shift


Moving bits around

- 1) arithmetic shift
- 2) logical shift
- 3) rotate


Bits can move right or left

Arithmetic Shift

Right




Left




Logical Shift

Right




Left




Logical left is the same as arithmetic left.

Rotate

Right




Left



No bits lost, just moved

- Assume a set of 4 chars. are in an integer-sized variable (X).
- Assume an instruction exists to print out the character all the way to the right...



`putc X` (prints D)

- Invent instructions, and write code to print ABCD, without changing X.