

# The memory system

load + store instructions

movl in x86

20-50% of all instructions



But it's actually much more complicated




CPU "chip" / package

RAM: Random access memory

DRAM  $\rightarrow$  Dynamic (must be refreshed)

SRAM  $\rightarrow$  Static RAM

## DRAM cell



- 1 if capacitor is charged, otherwise 0

- Capacitor leaks over time


$\rightarrow$  refresh the charge

1-100 ns

- DRAM cells are very small

- Goal of DRAM is highest density + lowest cost

# SRAM cell



2 not gates  
in a feedback loop

- 6 transistor cell  
some cells up to 12+

- no need to refresh  
- but still leakage

- Goal with SRAM → speed or

L1 cache ← low power

or registers

↳ L3 cache

---

## Storage devices

disks → still very common

non-volatile memories  
primarily flash → but soon  
others?

## Disks → spinning platters

- arm with a head that  
- detect magnetic variations





- Many more details later

Flash - "floating gate transistor"

- kind of like DRAM, but not a capacitor
- faster than disk
- slower than DRAM
- Much denser than DRAM
- Many drawbacks (limited # writes)  
(read in blocks)

More DRAM details





Memory controller gets an address

0x8125ca70

going to get 64 bytes → ignore bottom 6 bits

10100000100100100101110010110110000  
~~~~~  
column row

↳ bank / rank / memory controller

DDR2 →

-7

DRAM DIMM → Dual inline memory module

DDR3 → common today

DDR4 → becoming common

GDDR5 → graphics DRAM

LPDDR2/3/4 → phones

# Cool new memory technologies

HBM → high bandwidth memory

HMC → hybrid memory cube

Wide IO

