

0x40188: 0100 0000 0001 1000 1000

0xA0104: 1010 0000 0001 0000 0100

Writing data to caches

2 policies: write-through

write-back

Problem w/ direct mapped caches:

Lots of conflict misses


Solve this with set-associative caches



0xA0104: 1010 0000 0001 0000 | 00 | 00

0x40188: 0100 0000 0001 1000 | 01 | 00

# General cache organization!



$$\# \text{ sets} \rightarrow 2^{\underline{s}} = \underline{S}$$

$E \rightarrow$  lines or blocks per set (E-way SA)

$B \rightarrow$  block size (bytes) =  $2^b$

$M \rightarrow$  total physical address bits  $m = t + s + b$   
 $= \log_2(\underline{M})$

M size of main memory  $\rightarrow 2^m$

$s \rightarrow \log_2(\underline{s})$  # of bits for index

$b = \log_2(B)$  " " offset

$t = m - s - b$  " " tag

$C$  cache size = B · E · S



