


Mem Mgmt

- > How to share main memory?
- > Adv/Disadv of static relocation?
- > dynamic
- > H/w interactions

Motivation

⇒ Simple uniprogrammed env.
 early batch, PCs
 why bad?



1 process @ a time, protection


⇒ Multiprogramming: goals

- sharing: ≥ 1 process coexist in mem
- transparency: to process, looks like large private memory works even w/ ~~the~~ others running
- protection: cannot corrupt OS, other processes
- flexible: cannot read from others: why? allow proc to do what it wants
- efficiency: should not waste too many cycles doing this should not waste memory either

Static relocation:

static Relocation:

can run anywhere in memory
 modify addresses statically at load time




- > compile all as if loaded @ address 0
- > loader (which gets process running) goes through and changes addresses @ run time

- Positives: simple, no h/w required
- Negatives:
- ① fragmentation
 - ② flexible: may not be able to increase space while running
 - ③ protection: non-existent

Dynamic Relocation


Process \rightarrow compiled as if @ 0 \Rightarrow max
 \rightarrow H/W translates \wedge addresses \Rightarrow physical addresses
 logical



\rightarrow all mem P can address:
 "address space"

Address Space

H/W needed



Operating modes:

Privileged: in kernel
 when trap into OS (system call)
 \Rightarrow certain priv. instructions,
 \Rightarrow can access all of mem

User: when process runs
 provides logical view of mem

How done? Base + Bounds registers

Base: start location


Bounds: max location

Implementation:

Translation: on every mem access (LD/ST, ifetch)

compare logical to bounds reg
 if $LA > \text{Bounds}$, error

To get PA: $LA + \text{Base}$



Key to protection
 H/W limits
 access of
 process to
memory

Context Switch

Add Base + Bounds to PCB

Steps during ctxt switch

- ⇒ privilege mode
- ⇒ save ^(registers) base + bounds of old
- ⇒ restore ^(registers) new
- ⇒ change to user mode + jump to new process

① what if we forget to change ~~base~~ bounds?

Protection

user cannot change base + bounds
 user cannot arbitrarily become "privileged"
 key: modes provided by H/W


Advantages

- ⇒ supports dynamic relocation > can swap
- ⇒ protection
- ⇒ simple : base + bounds
- ⇒ fast

Disadvantages

> Allocation of process contiguous in real mem (phys)
fragmentation : can't alloc new process

wasteful (save by swapping) must allocate entire regime



> Sharing is hard
 running two copies of ~~the~~ netscape
 ⇒ could share code


Segmentation and Paging

- +/- of segmentation
- +/- of paging
- combine?
- speed up?


Segmentation

- > Divide A_{L} into "logical" segments
- Each has base/bound
- Per segment: read/write bits, protection (before, all in one)
- > How to designate?

> Part of logical address





- > Implicit by ref type (PC or not)
- > Registers



Segment Table

- > Need base/bounds of segments in process
- Table: Indirection look up seg info

Seg #	Base	Bound	other
0	36	11	
1	30	4	
2	15		
3	-	-	



- Find PA of
- LA: 0 \Rightarrow 36 #0
 - 18 \Rightarrow 32 #1
 - 47 \Rightarrow 63 #2
 - 25 #1 \Rightarrow 00B #1

do these have to be same size?

Managing Processes

(2)

> Creation

Find contiguous space per segment
Fill in base / bounds

> Mem alloc when no contiguous space

Compact memory (move segments, update base s)
(Swap segment to disk?)

> Ctxt switch

Segment Table \Rightarrow PCB

> Exit

Return to free list

Pros / Cons


+ /

Diff. protection / segment
(read-only for code)

Sharing is easier for some segments

Can relocate segment easily

Enables sparse, large address space



- /


Still have to find contiguous mem

\Rightarrow External Frag: wasted memory


Paging

Divide mem into fixed-sized pages

typical page size: [4K, 8K]



Translation



8K page


Xlate: Page table
 > just a data structure
 $PPN = \text{lookup}(PPN);$

> One "page table" per process
 Base addr (PPN) + protection bits

> How many entries in table? [2^{19} entries]

BIG

Example



Advantages

+ Fast to allocate / free

alloc / keep free list, grab first
 (no best fit needed => all fit.)

free / add page to free list
 (no sort needed)

Why?

> Easy to swap to disk

page size ~ block size
 just move needed pages to disk


Disadvantages

+ Every load => 2 loads, every PC fetch => 2 fetches
 > can't keep entire page table in memory!
 (must keep in main memory)
 MMU: base addr of table

> Huge! Lots of mem required

Simple: entry for all pages, used or not
 Better: Base/bounds
 BUT =>

> Fragmentation: internal (not a big deal) (waste)
 Larger page => fewer entries => more internal frag



Combine Paging + Segmentation

Structure : segment is a logical unit of AS


Code, data, stack : vary in size, large
each seg. is made up of many pages

2-level lookup

Page-table ^{per} segment
Base (real addr) + bound (size) per table
(use to check for valid page)

LA: 3 components

Seg #	Page #	Page offset
-------	--------	-------------



Plus

+ Segments: sparse addr space
no wasted page table now space

+ paging
external fragment problem gone
easy to grow

+ Both : flexible sharing
seg / page / both (code)

Disadv

6

→ internal frag. inc
(~~just~~ more segs ⇒ more pages)

→ overhead

tables in main memory
1 or 2 extra loads / ref

TLB

→ Large Page Tables

don't want to allocate PT contiguously

page page tables

> TLB

> Inverted PT

> Paging Page Tables

Advantages of Paging

Fast allocation, freeing

no search, list ops easy

Easy to move back and forth from disk

Problems

Page table is too big

→ must keep in main memory, not mmu example
(mmu might hold info about where processes page table is)

→ one entry per page
base/bounds may help, but not w/ stack, heap

→ internal fragmentation
(how much waste?)


Solution: Combine paging w/ segmentation

(Segments are logical units (code, data, stack)
Segment consists of a bunch of pages)

2-levels of mapping

Page-table per segment

Base (real address) + bound (size) for each PT



Advantages

Segmentation: sparse address spaces

Paging: no worry of external fragmentation
easy to grow w/o reshuffling


Both: can share page / segment (page table)
between processes

Minus

{ slight increase in waste due to internal fragmentation
mem. ^{access} overhead: 1 or 2 references per access
size overhead
large page tables still a problem }

Multi-level page tables

Before: entire PT for segment must be contiguous in physical memory



⇒ how many bits for outer page?

Inverted Page Tables

3

Idea: why have so much of VA defined by page table?
instead, have table that corresponds to size
of physical memory

Translation: $f(VP\#) \Rightarrow PP\#$
could be any data structure

could keep lists \rightarrow

VP#
pointing to


 \rightarrow \rightarrow

why bad?
efficient lookup: hash on VP#

bad: sharing is difficult: one VA per PA (typically)

Slow: TLB

need: speed up accesses w/ H/W support
use H/W cache of translations



do full translation
update TLB

who does this?
H/W or S/W

Size: usually small
(32, 64 entries)

Policy: fully associative