
Scheduling policies can be easily depicted with some graphs. For example, let's say we run job A for 10 time units, and then run job B for 10 time units. Our graph of this policy might look like this:



In this question, you'll show your understanding of scheduling by drawing a few of these pictures.

(a) Draw a picture of Shortest Job First (SJF) scheduling with three jobs, A, B, and C, with run times of 5, 10, and 15 time units, respectively.

Make sure to LABEL the x-axis appropriately. CPU TA AAAA BBBBB BBBBB CCCCC CCCC

(b) What is the average TURNAROUND TIME for jobs A, B, and C?

tornaround is (Timeend - Time submit)
$$T_{B} = (5-0) \quad T_{B} = (15-0) \quad T_{C} = (30-0) \quad T_{C} = \frac{5+15+30}{3}$$

(c) Draw a picture of ROUND-ROBIN SCHEDULING for jobs A, B, and C, which each run for 6 time units, assuming a 2-time-unit time slice; also assume that the scheduler (S) takes 1 time unit to make a scheduling decision.

Make sure to LABEL the x-axis appropriately. CPU | SAA | SBB | SCC | SAA | SBB | SCC | SAA | SBB | SCC |

3 6 9 12 15 18 21 24 27

) What is the average Process

(d) What is the average RESPONSE TIME for round robin for jobs A, B, and C?

response time is (Time firstran - Time submit)
$$R_A = 1 \quad R_8 = 4 \quad R_C = 7 \quad R_{AVE} = \frac{1+4+7}{3} = 4$$

(e) What is the average TURNAROUND TIME for round robin for jobs A, B, and C?

$$T_{A} = 21$$
 $T_{B} = 24$ $T_{C} = 27$
 $T_{AVG} = 24$


PROBLEM 2: MLFQ

Assume you have a multi-level feedback queue (MLFQ) scheduler. In this question, we'll draw a picture of how it behaves over time.

Unlike the drawings in the previous problem (for SJF and RR), the y-axis will also be important for these pictures, as it will show the PRIORITY of the jobs over time.

(a) Assume a 3-level MLFQ (high priority is 2, low priority is 0). Assume two jobs (A and B), both BATCH jobs (no I/O), each with a run-time of 10 time units, and both entering the system at T=0. Assume the quantum length at the highest priority level is 1, then 2 at the middle, and 3 for the lowest priority.

Draw a picture of how the scheduler behaves for these jobs. Make sure to LABEL the x-axis.



(b) Assume the same scheduling parameters as above. Now the jobs are different; A and B both are BATCH jobs that each run for 10 time units (no I/O again), but this time A enters at T=0 whereas B enters the system at T=6.

Draw a picture of how the scheduler behaves for these jobs.

Make sure to LABEL the x-axis.

The scheduler behaves for these jobs.

The scheduler behaves for the

- (c) Calculate the RESPONSE TIME and TURNAROUND TIME (in part b) for Job A $R_A = 0$ $T_A = 19$
- (d) Calculate the RESPONSE TIME and TURNAROUND TIME (in part b) for Job B

Assume you have a chunk of memory that you need to manage. When someone requests a chunk, you take the first available chunk and return it. starting at the lowest address in the space you are managing (i.e., a LOWEST-ADDRESS-FIRST policy, perhaps). The space is managed with a simple free list; when someone returns a chunk, you COALESCE the list, thus merging smaller allocated chunks back into a bigger free space.

Assuming you have 50 bytes of memory to manage, and that exactly one allocation has taken place (for 10 bytes), here is what memory would look like (with spaces in-between every 10 bytes for readability):

(low)

Addresses of Managed Space

(high)

In the picture, A means allocated, F means free, and H is a 4-byte header that is REQUIRED before every allocated chunk.

(a) Assume a 50-byte free space, Draw what it would look like after these requests: allocate(10), allocate(10), and allocate(10).

(b) Assume a 50-byte free space. Draw what it would look like after allocation requests of allocate(10), allocate(20), and allocate(20). FAIL

MIHHH AAAA AA AAAA MHHH AA A --- A AAAAAAAA FF F --- F

(c) Assume a 50-byte free space. Draw what it would look like after the following requests: x=allocate(10), y=allocate(10), z=allocate(10), free(y), w=allocate(24).

(d) Assume now that there is NO COALESCING of free space. Also assume that instead of allocating via the policy of LOWEST-ADDRESS-FIRST, you instead use a BEST-FIT policy: Assume a 50-byte free space. Draw what it would look like after the following requests: x=allocate(10), y=allocate(10), z=allocate(10), free(y), free(z), w=allocate(4).

Assume virtual memory hardware that uses segmentation, and divides the address space in two by using the top bit of the virtual address. Each segment is thus relocated independently.

What we'll be drawing in this question is what physical memory looks given some different parameters. We'll also label where a particular memory reference ends up.

For all questions, assume a virtual address space of size 16 bytes (yes tiny!) and a physical memory of size 64 bytes. Thus, if we had a virtual address space placed in physical memory, it might look like this (with spaces between every 8 physical bytes):

In this example, the segment 0 base register is 0, segment 1 base is 64 (it grows backwards), and both length registers are 4. 0's are used to record where segment 0 is in memory; 1's are for segment 1; F means free.

(a) What would physical memory look like if we had the following values instead? (draw a picture below)

(b) In your picture above, CIRCLE which byte of memory is accessed when the process generates a byte load of virtual address 4 (or DRAW AN X on the physical-memory address if the access is illegal)

(c) What would physical memory look like if we had the following values instead? (draw a picture below)

- (d) In your picture above, CIRCLE which byte of memory is accessed when the process generates a byte load of virtual address 14 (or DRAW AN X on the physical-memory address if the access is illegal)
- (e) In your picture above, CIRCLE which byte of memory is accessed when the process generates a byte load of virtual address 4 (or DRAW AN X on the physical-memory address if the access is illegal)

Which memory is accessed during the execution of an instruction? For this question, assume a linear page table, with a 1-byte page-table entry. Assume an address space of size 128 bytes with 32-byte pages. Assume a physical memory of size 128 bytes. The page-table base register is set to physical address 16. The contents of the page table are:

VPN .		PFN
0		1
1	Not	valid
2		3
3	Not	valid

Now, finally assume we have the following instruction, which loads a SINGLE BYTE from virtual address 70 into register R1: 10: LOAD 70, R1

This instruction resides at virtual address 10 within the address space of the process.

In the diagram of physical memory below:

- (a) Put a BOX around each valid virtual page (and label them)
- (b) Put a BOX around the page table (and label it)
- (c) CIRCLE the memory addresses that get referenced during the execution of the instruction, including both instruction fetch and data access (there is no TLB).

(d) LABEL these addresses with a NUMBER that indicates the ORDER to which various physical addresses get referenced.

instruction fetch:

VA: 10=7VPNo

translate
by reading
filest entry
of PT

10

data fetch:

read

NA: 70=7

not pt

to x late

At 102

			, ,		Dage	table	e : bas	e is 16,	yentries each + 1)
	Physic	al Memo	ory	,					In 8/2
	0	1	2	3 /	4	5	6	7	
	8(1) 9	10(3	117	12	13	14	15	
	16	17	(18)	19	20	21	22	23	
	24	25	26	27	28	29	30	31	
	32,	33,	34 26	35 3	36 ₄	37 <u>s</u>	38 🕻	397	VPNO => PFN,
	40 😜	419	(42,0)	43	44	45	46	47	VIVo
	48	49	50	51	52	53	54	55	
	56	57	58	59	60	61	62	63	
	64	65	66	67	68	69	70	71	
	72	73	74	75	76	77	78	79	
	80	81	82	83	84	85	86	87	
	88	89	90	91	92	93	94 (y	95	
١	9664	9765	9866	9967	10068	10169	102	103	0001
١	104	105	106	107	108	109	110	111	VPN2 => PFN3
	112	113	114	115	116	117	118	119	7
	120	121	122	123	124	125	126	127	

In this question, you will examine virtual memory reference traces. An access can be a TLB hit or a TLB miss; if it is a TLB miss, the reference can be a page hit (present) or a page fault (not present).

Assume a TLB with 4 entries, and a memory that can hold 8 pages. Assume the TLB and memory both are empty initially. Finally, assume LRU replacement is used for both the TLB and memory.

(a) What happens on each access in the following reference trace? a TLB hit, TLB miss/page hit, or TLB miss/page fault? (these can be abbreviated H, M, or PF)

```
0 PF
1 PF
2 PF
3 PF
0 H
1 H
2 H
3 H
3 H
3 and mapped in TLB
```

(b) What happens on each access in the following reference trace? (write H, M, or PF)

```
0 PF
1 PF
2 PF
3 PF
4 PF
0 M
1 m
2 m
2 m
3 m
4 m
3 not big enough = TLB misses
```

(c) Now assume a memory that can only hold 3 pages. What happens on each access in the following reference trace? (H, M, PF)

```
PF
0
              LRU -> 0 1 2
  PF
1
 PF
2
  11
1
  PF
3
                                             0
  H
                                      1
1
  H
  PF
  H
```

TLB: big enough to hold
all mappings => no TLB misses

In this question, we'll examine a multi-level page table, like that found in the (optional) homework. The parameters are the same:

- The page size is an unrealistically-small 32 bytes.
- The virtual address space for the process in question (assume there is only one) is 1024 pages, or 32 KB.
- Physical memory consists of 128 pages.

Thus, a virtual address needs 15 bits, 5 of which are the offset. A physical address requires 12 bits, also with 5 as the offset.

The system assumes a multi-level page table. Thus, the upper five bits of a virtual address are used to index into a page directory; the page directory entry (PDE), if valid, points to a page of the page table. Each page table page holds 32 page-table entries (PTEs). Each PTE, if valid, holds the desired translation (physical frame number, or PFN) of the virtual page in question.

The format of a PTE is thus: VALID | PFN0 ... PFN0

and is thus 8 bits or 1 byte.

The format of a PDE is essentially identical: VALID | PM7 PT6 ... PT0

For this question, assume the PDBR (page-directory base register) is 73.

On the next page is the physical memory dump, where your answers will go.

(a) CIRCLE which bytes are accessed during a load from virtual address 0x3009.

VA: 01100000001001 Page index

Page Dirindex = 12 => 0x bf 7 page

Page Dirindex = 12 => 0x bf 7 page

Valid > 11100 | 11111 | > 63 | Valid > 11100111 | > 9

(b) Put SQUARES around bytes accessed during a load from 0x7042.

III 00 | 00010 | 00010

PDindex PTindex offset on page

```
page
   1: 7f 7f a0 7f
           7f 7f 7f 7f
                                                 7f
page
page
   3: le 02 le 10 18 0d le 17 11 lc 1a 10 17 0d 1a 08 03 0b 18 02 11 07 14
                                        11 1e
                                           16 Oc 15 13
page
page
   4: 08 00 1c 0f 01 0a 10 13 19 02 13 0a 1b 1c 12 0f 10 13 1b 1c 0a 05 1d 09 04 1e 07 0c 0e 01 18 17
      page
   6: Oa 1c 01 14 0b 1a 19 0a 0a 1a 0c 14 02 0c 1c 0c 15 04 0e 13 17 11 08 05 08 07 04 13 0f 1d 0f 1e
page
      page
page
   8: 13 08 1c 0e 0b 0b 15 14 01 18 07 1c 00 1d 0f 00 08 08 0c 04 05 1a 0f 17 07 10 17 0a 16 17 17 10
page
   9:
      1b 18 17 08 09 11 0a 03 01 04 06 0b 17 0e 12 12 01 1e 0d 0a 1c 09 09 02 0e 0a 1a 13 1d 06 0c
     page
page
      04 04 11 0e 00 01 0b 0a 1b 14 17 0c 04 1c 0b 0e 15 11 09 14 1d 09 09 1a 0c 06 16 11 12
      08 le 1c 0e 05 1d 04 18 19 0b 05 1b 1d 13 07 1c 0b 0a 1a 04 1b 01 11 10 0e 00 01 0a 12 1a 0c
page
      page
     page
      page
     00 03 0f 10 0c 17 07 16 14 13 14 01 15 01 1e 10 17 01 0b 11 05 09 1e 1e 00 0d 1e 1b 0d 09 13 06 ^{\circ}
page
page
      13 le le 05 01 1d 02 1d 16 12 0d 03 04 18 le 16 18 00 02 08 0e 1b 01 13 07 16 11 11 1c 1a 13
page
   7f 7f 7f 7f 7f 7f
page
page
   20: 01 1b 08 07 06 0c 00 00 05 05 1d 18 0a 06 17 08 1a 1e 1b 16 10 13 19 05 0e 0c 1a 17 1a 10 0a 02
      0d 0f 0a 03 10 14 19 1a 13 04 05 08 08 0c 13 14 04 05 01 0b 05 03 1c 0e 1c 19 17 05 0f 1b
page
     page
         7f 7f 7f 7f 7f
                 7f 7f 7f 7f 84 7f 7f 7f c6 7f aa 7f 7f 7f 7f 7f 7f
                                           7f 7f 7f 7f
page
     page
         page
     page
         page
   28: 03 16 16 09 13 1c 12 0d 0a 1a 10 00 0d 04 02 16 14 12 14 1d 0d 19 04 1b 14 04 11 11 06 08 07 05
page
     page
   page
page
page
     page
   34: 7f 7f b5 7f a7 7f 7f 7f 7f 7f 7f 7f 7f ef 7f 7f bc 7f 7f 7f 7f 7f 7f 7f 7f
                                           7f 7f 7f 7f
page
   35: 17 la 19 05 16 le lb 1d 12 lc 03 15 02 0c 00 le 19 06 19 16 18 le 0a 16 01 0e 0f 12 13 07 16 07 36: 07 le 05 02 0c lc 02 17 01 19 06 03 0f lb 13 lc 18 19 la lc 09 0e 0b 00 0e 19 19 12 06 0f 19 00
page
page
   page
   page
     page
   39:
page
   page
    11 0a 0a 15 0a 0a 09 1c 0a 04 04 01 04 18 02 18 16 1e 0b 10 03 13 14 04 19 08 17 03 01 0d 00 13
   41:
   42: 1b 1d 12 15 08 05 03 19 12 01 01 00 02 0f 06 1b 04 03 1b 0d 06 14 1b 1a 1e 16 0b 18 1d 07 0a 00
page
     page
   43:
   page
    page
   45:
page
   46: 00 04 17 0a 0a 0f 13 09 18 0e 14 08 07 18 02 03 18 16 1d 10 10 01 0d 01 0f 03 13 1b 0b
page
   47: 0e 0a 08 0d 19 0c 02 07 00 1e 1a 03 1e 0d 1e 0b 02 0d 08 16 1a 06 13 06 05 09 02 10 19 1d 15 07
   48: 7f ca 7f 7f
page
                                      7f 7f 7f 7f 7f
   page
   50: 00 13 14 1b 09 04 05 10 18 0b 08 09 11 18 1d 00 14 0e 07 12 08 1a 16 06 11 0f 16 1d 1b 01 14 15
page
   51: 18 03 11 14 1d 05 15 07 0a 04 1e 14 0c 0b 1e 09 1d 0e 11 17 10 08 0f 09 12 1c 0c 0a 01 1a 1d 15
page
   page
  53: 04 16 1c 1b 00 13 11 0c 01 06 11 1b 15 00 04 10 18 18 14 00 0b 03 0b 1a 02 1c 14 1b 12 1e 17 05
page
   54: la le 0d 14 08 13 14 1d 13 10 0a 16 19 15 0d 10 04 11 04 0e 19 08 09 00 0c 0c 05 1b 0c 16 09 1a
page
    page
    page
    0e 1b 0d 1b 15 16 0f 00 1c 1a 09 00 01 14 05 1c 17 15 03 18 1a 0e 14 1e 12 18 17 01 03 12 1b 07
    04 03 0d 09 0e 07 03 08 06 0d 07 18 04 16 0f 12 1d 19 0b 08 0b 19 0d 0c 02 10 08 0d 12 00 10 0b
page
  61: 06 03 07 18 1a 16 0e 03 09 19 1a 14 15 04 09 1a 05 06 07 18 12 0f 05 19 09 03 09 19 07 07 1c 01
page
```

page of page table for (a)

Po indexed for (a)

3 4 5 6 7 8 9 10 11 12 15 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 24 30 31 64: 14 0b 15 14 01 18 05 00 17 0a 04 08 14 09 12 06 1d 02 0f 00 13 04 1d 0a 16 11 1e 0c 02 02 09 1c 65: 0d 0d 14 12 19 15 0f 10 14 08 0e 03 15 00 17 1e 14 17 1c 06 0c 19 1a 1a 13 1c 1c 05 10 00 0a 10 page page page page 7f 7f c1 7f 7f page 69: 0a 1c 00 07 00 15 05 06 07 02 0b 08 1a 11 03 0d 00 15 01 16 1d 1c 19 13 03 16 11 17 02 0f 19 page 70: 17 07 08 07 0b 01 1e 09 14 17 17 0a 19 15 12 0d 04 05 0e 16 01 1e 18 04 1e 08 07 16 0e 0d 02 00 page page 72: 19 0e la lc 16 16 11 02 12 07 0e lc 17/17 0c 11 0f 00 14 13 1c 16 01 1d 0e 10 1c 17 0d 03 03 11 73: a2 d2 97 96 d9 7f 87 b4 b7 f2 f4 82 bf 7f be 93 e8 9d 99 9e f1 7f 7f b0 d8 da eb b1 81 c3 c2 f6 page page 7f 7f b0 d8 da eb b1 81 c3 c2 f6 page 74: 17 05 04 1e 03 0b 08 05 04 00 10 08 1b 0f 09 0b 13 13 12 0d 08 02 19 0d 16 05 06 19 13 75: 01 17 0a 15 19 0d 17 01 04 18 1b 01 0d 0c 07 1b 0c 0e 0a 0e 06 12 01 09 0a 11 0e 06 10 15 0a 19 page page page page 78: 00 12 08 1a 07 06 12 15 07 1c 11 0f 00 1a 0e 19 01 0e 0f 0c 0a 11 01 19 14 00 1c 09 05 0e 1c 08 page 79: 1c 08 16 13 0c 15 0e 17 09 09 06 1a 0f 00 1d 0f 08 03 12 19 04 07 06 1b 14 02 09 03 1c 1c 06 page 80: 0e 1b 04 13 1d 09 01 1e 1c 14 19 0c 1a 06 0c 11 16 17 1b 0a 1c 0b 0d 00 09 17 1b 10 12 1e 09 13 page 81: 1d 1d 17 02 16 1a 0a 16 10 06 09 0a 19 13 1e 06 09 18 04 11 02 0a 1b 09 09 09 05 10 04 02 15 00 page page page 84: Of 13 01 0c 19 1e 08 09 1a 13 17 13 18 1c 17 0b 05 01 00 0a 13 0e 07 10 17 16 1e 03 0d 03 1d 09 page page 87: 08 Of 13 le 1c 10 06 Oc 02 15 15 1b 07 1c 07 02 16 09 13 09 0a 0e 04 09 14 03 18 01 04 1d 09 06 page page 7f 7f 7f page 7f 7f 7f page 91: 1c 0e 0e 0f 02 19 1d 0e 07 17 0c 14 05 1c 1a 09 04 1a 04 0b 0a 15 09 12 0f 0b 1d 16 16 10 07 page page 94: 13 10 13 10 16 10 04 0f 04 1b 09 04 0d 03 16 18 09 13 14 0a 03 0b 0e 10 02 14 00 15 1c 0c 11 0e page 95: 15 14 19 11 08 06 1b 06 1d 16 1d 08 0f 03 11 1a 1c 1d 09 08 0d 06 05 16 1b 14 18 0d 02 1e 1b 1c page 96: 05 02 1d 09 1e 1a 00 1c 0a 1c 0c 12 1a 1b 10 03 13 02 1e 0e 0e 03 08 12 16 13 18 08 0f 16 1a 1e page 12 10 1b 02 16 12 10 1b 1a 0b 14 18 1a 13 03 1c 1c 1c 1c 1l 19 01 0c 04 0c 1l 13 09 16 04 18 10 15 page page 11 le 16 02 00 15 0c 11 le 11 0a 01 le 1b 12 15 17 07 11 06 09 0c 19 0f 0a 14 1d 1b 04 03 0d 12 page page 101: 0f 02 13 0f 07 12 09 1a 11 0d 07 1e 0c 09 07 05 12 12 0d 17 08 1b 07 0c 0f 11 11 15 01 0b 0d 1d 102: 01 04 08 1a 04 07 06 0c 07 01 1a 0c 18 17 0e 12 11 0c 10 13 0e 1c 00 00 0a 15 13 10 18 0e 0f 17 103: 14 17 09 16 05 09 10 1e 1d 0d 02 06 02 07 0e 16 1b 1c 17 16 0a 14 01 12 00 19 0c 0e 19 0a 0e 14 page page page 105: 09 09 04 04 0b 07 le 1c 0d 13 la 0c 04 01 07 02 04 18 1c 1c 06 1d 03 le 01 02 0c 04 15 19 la 0d page page page page 108: 13 02 05 13 10 12 1a 12 08 00 0c 13 02 1b 0c 0c 06 17 11 13 15 1a 17 16 1c 11 02 04 10 109: 0d 1d 1d 17 13 18 18 18 0c 0c 01 01 0d 18 15 13 1b 06 0f 06 00 05 14 12 1b 12 02 11 1d 03 1a 06 page page 110: 01 18 1a 18 16 12 02 0e 00 00 1b 18 08 0e 1c 19 07 19 1b 07 0a 12 11 07 05 0a 1b 14 02 13 13 0a page 111: 15 00 17 11 13 1b 12 15 13 01 01 12 08 11 0c 10 03 00 18 13 03 1b 19 10 1d 05 16 09 0f 1a 06 04 page page page 7f 7f 7f 7f 7f 7f 7f 7f page 7f db 7f 7f 7f 7f 7f 7f page 117: la la 0b le 1d 0a 00 15 16 0d 07 le 13 09 16 07 02 05 12 0d 05 03 12 02 00 08 07 0f 01 1d 11 14 page 119: 07 17 05 0e 16 17 14 03 0b 06 00 0d 03 09 07 18 06 11 11 10 02 0f 15 04 10 1c 1e 02 05 1d 11 16 page 120: 18 1d 0f 11 09 14 07 06 0e 18 19 01 09 07 15 04 00 1b 15 05 11 0c 00 09 10 0f 0b 09 18 15 06 1a page 122: 07 0a 06 14 14 03 10 0b 09 13 1b 0c 18 13 0a 0d 07 10 0c 07 1e 00 0b 05 0c 12 05 1e 11 10 17 1e page 123: 15 14 13 00 19 0f 05 1e 1e 03 1a 0b 00 09 11 1b 1c 0a 11 19 10 16 15 09 0c 18 04 1c 1d 1e 1b 07 124: 0c 02 1c 05 19 16 03 1a 09 12 15 1e 09 09 00 1e 03 08 10 04 06 05 03 09 1a 0d 1b 11 00 1e 18 03 page 126: 00 0d 00 16 06 08 0a 0e 11 1d 14 0d 10 1c 00 0f 10 09 1a 1e 0f 0d 11 19 1b 02 0e 18 1c 06 11 02 page 127: 15 0e 0a 1a 03 14 1b 00 01 14 1a 02 05 02 12 0b 08 13 13 05 1c 07 15 02 0b 17 1b 03 0c 18 0f 09

Page 103 (port (a)) Ah, virtual machine monitors. You use them, and now (hopefully) you understand them (a little bit).

Assume in this question some hardware that has a software-managed TLB.

Assume we are running a virtual machine monitor (VMM), an operating system (OS) on top of the VMM, and a user process running on the OS.

Draw a picture of the control flow during a TLB miss generated by the user process. The picture should reflect a time-line of what happens during this miss, including when the user process, OS, and VMM run, and what they do when they run.

