Xv6 Book (See page 30 for a depiction of the Xv6 memory system)
Intel IA32 Documentation (See page 2909 for a description of Page Table Entry bits)
(See page 1093 for a description of the INVLPG instruction to invalidate TLB entries)
(See page 2869 for a description of the control registers)